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Abstract 
The aim of this research programme was to design and develop a novel bipolar 
junction transistor Current Feedback Operational Amplifier (CFOA) with a good 
Common-Mode Rejection Ratio (CMRR), suitable for radio frequency (RF) 
applications. This research focused on investigation of the established CFOA with 
the emphases of improving CMRR, bandwidth, Voltage-Offset and Slew-rate 
performance. The majority of the results of this work have been reported by the 
author in references [11 to [6]. 
Initially a thorough analysis of the conventional CFOA was undertaken to provide an 
in depth understanding of the amplifier's operation, and this work revealed that the 
main shortcomings of the CFOA are in the design of the input stage. This initial 
study focussed on establishing reasons for the poor DC offset-voltage performance 
and CMRR and confirmed that these designs have inherently poor performance in 
these two elements. The analysis was carried out using both theoretical modelling 
and computer simulation. 
Using this analysis of the conventional CFOA as a benchmark, various novel circuit 
techniques were investigated. Several new input circuits for the CFOA were 
proposed with respect to improving the three previously mentioned key 
characteristics, viz., CMRR, offset voltage, and slew-rate. The first technique 
explored is based on floating the entire input stage of the CFOA which yielded 
significant improvements in CMRR, Offset-Voltage and bandwidth, and the results of 
this workwere published in [11, [2], and P). Based on these initial findings a second 
major development was undertaken. This time a bootstrapping technique was 
employed to key sections of the input stage, leading to new, simplified input circuit 
topology. This development leads to low DC offset voltage, wide bandwidth and high 
CNIRR, as well as improved gain accuracy, and was published by the author in [4,5]. 
A logical approach to the different input stage architectures examined by the author 
resulted in identification of a hierarchy of 6 different input CFOA circuit designs and 
III 
a comparative study was undertaken showing their relative performance in respect of 
CMRR, Offset-Voltage and Slew-rate. This work was presented by the author, [6]. 
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List of principal symbols 
Ad Differential voltage gain 
Aý common mode voltage gain 
Ad.. Op-amp differential-mode gain 
A,. Op-amp common-mode gain 
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(1.1) Historical perspective of the conventional operational amplifier 
(1.2) Voltage op-amp versus current-feedback op-amp 
(1.3) Aim of the research and structure of the thesis 
(1.4) References 
(1.1) Historical perspective of the conventional operational amplifier 
The conventional voltage operational amplifier (op-amp) was invented by the pioneer 
physicist at the Massachusetts Institute of Technology, George A. Philbrick in 1940s 
[1-11, [1-21, and [1-3]. Having said that, many engineers had a similar idea on how to 
design the op-amp, although they were not very successful in bringing those ideas into 
reality. One of these engineers was Loebe Julie [1-31, hired by Professor Louis 
Ragazzini at Columbia University's Division of War, New York, to undertake 
research on amplifiers and analog computers, for deployment in military equipment. 
Despite the fact that Loebe Julie's amplifier had unique features, none-the-less it did 
not have much overall gain even with added positive feedback [1-31. 
Early references to the op-amp date back to 1947 and can be found in [1-1], [1-21, 
[1-31, [1-41, and [1-51. The technical work of George A. Philbrick [1-11, [1-31 laid the 
foundations of op-amp design. The op-amp became a reality during World War 11, as 
USA National Defence Research Council set a project to build an electronic-sight 
simulator for fighter aircraft, and a guided bomb trainer [1-3]. 
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The op-amp is the basic building block used in analog computation, to perform 
mathematical operations, such as differentiation, multiplication, division, integration, 
and addition, on the input signals. The world's first op-amps were made out of 
vacuum tubes in 1952 as it is shown in Fig. l. l. The Burr-Brown Research Co. 
modular vacuum-tube op-amps are outstanding early examples of practical op-amps, 
reported in 11-31. The problems with vacuum tubes are that they are bulky, high 
voltages and low frequencies in contrast to twenty-first century's technology. 
K) Philbrick Operational Amplifier 
Figure 1.1 General-Purpose Computing Op-Amp Tubes (1952), 11-11,11-21, and 11 -31 
The beginning of the 1960s op-amps were built as hybrid circuits because integrated 
circuit fabrication was still in its infancy. Hence, they were quite expensive and 
normally only used for military and aerospace purposes 11-31 and 11-61. Between 
1963-1965 Fairchild Semiconductor Corp. developed and produced the first solid- 
state monolithic op-amp, the IxA702, designed by Widler 11-11,11-31,11-61. This was 
rapidly overtaken, and replaced, by the better performance gA709 in the late 1960s 
11-31,11-51. The ýA709 had significant advantages, particularly with respect to 
bandwidth, lower input current, and more importantly it was easier to design with and 
to use than the [iA702. 
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After the great success of the pA709 Widlar left Fairchild Semiconductor and moved 
to a young company called National Semiconductor, [1-31, [1-51, and [1-61. National 
Semiconductor released several new models of op-amps designed by Widlar, 
including the LMIOI in 1967 [1-3]. The majority of the characteristics of the LMlOl 
were significantly better than those ItA702, and [LA709. The key characteristic that 
was notable was that the LM101 was the first operational amplifier to offer 'short- 
circuit protection' [1-1], [1-3], and pin-outs for external frequency compensation. 
Soon after general purpose op-amps such as the pA741 began to appear. The 
liA741was the first op-amp to have internal compensation, Fairchild Semiconductor 
introduced it in 1968. The functional architecture of the pA741 is typical of most 
voltage op-amps (VOA). 
The RCA type CA3130 op-amp was introduced in 1974 for the military applications, 
and possible harsh industrial environment [1-31, [1-51. It was the first FET input op- 
amp, capable of working from a single supply in the range +5V to +15V. National 
Semiconductor made the LF355 device, which was the first monolithic MET input 
op-amp to incorporate ion implantation [1-1], [1-31, [1-5]. Then followed the design 
of TL084 in 1976 by Texas Instruments. It is a quad JEFT input op-amp, with a low 
bias current, and high speed [1-31. 
(1.2) Voltage op-amp versus current-feedback op-amp 
The op-amp has steadily evolved with performance improvements over the years by 
the specialist manufacturers. Although it was referred to as the op-amp, the 
conventional op-amp is actually a voltage op-amp (VOA), so named because it has 
the distinctive characteristic of a high input impedance at both the inverting and non- 
inverting input terminals. 
Although several attempts were made to improve the performance of the basic VOA 
structure, the architecture of the VOA unfortunately has inherent limitations in both 
the gain-bandwidth trade-off and slew-rate. Typically, the gain-bandwidth product is 
a constant and the slew-rate is limited to a maximum value determined by input stage 
bias cur-rent. 
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The slew-rate limitations of the VOA are overcome in a new architecture op-amp, 
referred to as the current-feedback op-amp (CFOA) [1-7], [1-81, so-called because the 
feedback signal fed into the low input impedance inverting input terminal is current 
rather than voltage. Typically, slew-rate values for the CFOA range from 500WIls to 
2,50OWgs [1-91, [1-10], [1-111, whereas the slew-rates of VOAs are much lower, in 
the region of IV/ps to 50OV/ps. This is a direct result of the use of current as the 
feedback error signal. An advantage related to the high slew-rate achieved in the 
CFOA is that the bandwidth is almost independent of the closed4oop gain, unlike the 
VOA where the gain-bandwidth product is constant. This gives the CFOA particular 
advantages in applications requiring variable closed-loop gains with constant 
bandwidth, such as in automatic gain control (AGC). 
Although the idea of the CFOA existed some thirty years ago [1-111, it was market 
demand for video signal processing that raised interest in the development of a 
monolithic CFOA in 1987 by Elentec [1-111, [1-121. Another factor that held back 
the arrival of the CFOA was the lack of an advanced complementary bipolar 
technology with PNP transistors providing electrical performances comparable with 
those of NPN types. The semiconductor technique that enabled this is dielectric 
isolation which means that both PNP and NPN devices can be fabricated as vertical 
transistors, and hence offer similar performances. 
Unfortunately, the CFOA exhibits relatively poor DC precision, compared with the 
VOA- However, the nature of the many high frequency applications is such that 
precision may not be an issue with the result that the very high inherent slew-rate puts 
the CFOA in the spotlight [1-9]. 
The CFOA can offer considerable performance advantages when used to realise IF 
and RF applications 11-131, [1-141. The CFOA design approach has worked well as 
evidenced by a large number of engineers who work worldwide in the field of high- 
speed analog design. Moreover, the CFOA is absolutely necessary to digital engineers 
who are involved in the design of high-speed analog to digital conversion systems, 
since analog-to-digital conversion depends heavily on the sampling process in order 
14 
not to obscure information [1-91, and 11-131. It is necessary to sample a signal at twice 
its highest frequency to obtain all the information from the signal. The CFOA 
delivers high slew-rate and, as such, is the most suitable op-amp for this operation. 
For video-systems engineers there are two important specifications to be considered, 
namely (i) the differential gain (DG), and (ii), the differential phase (DP) [1-111. DG 
and DP are two figures of merits of an op-amp that relate to the incremental change in 
closed-loop gain and phase resulting from a change in input and output referenced to 
zero volts for a specific frequency. The DG and DP of most VOAs are not constant 
when varying DC offsets are added to a constant-frequency AC input signal [1-111. 
This can result in problems when processing composite video signals, with picture 
distortion resulting if the DG and DP are too high. Due mainly to circuit topology, the 
typical CFOA exhibits a much better DG and DP performance than the typical VOA, 
thus making the CFOA an excellent amplifier for dealing with composite video 
signals. The other significant application areas for the CFOA are in high speed 
active-filter design, and line drivers. 
Despite the many advantages of the CFOA over the VOAs, there exist certain 
limitations, one of which is the common-mode rejection ratio. The CMIRR of the 
CFOAs is generally quite poor mainly because of the asymmetrical complementary- 
pair input stage, and the fact that input bias currents are unequal and uncorrelated 
[1-151. 
(1.3) Aim of the research and structure of the thesis 
The aim of this research programme was to design and develop a novel bipolar 
junction transistor CFOA with a CMRR suitable for RF applications. The research 
focused on investigation of existing CFOAs with the goal of improving CMRR, 
Bandwidth, Voltage Offset and Slew-Rate performance. 
The thesis is divided into seven main chapters and, to make the reading of the thesis 
more straightforward, only the results of longer mathematical derivations are included 
in the relevant text: the full calculations are given in an Appendix at the end of each 
chapter. 
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Following this introductory chapter, the work in Chapter Two is concerned with the 
definition and measurement of the terminal parameters of the CFOA regarded as a 
'black box'. Chapter Two illustrates that there are many ways in which the CFOA can 
be tested, where they are forms of inspection to ensure that they functional tests that 
check the operation. Moreover various testing methods for circuits with SPICE 
simulation software are studied and evaluated. These include determining a wide 
range of techniques of simulating and testing 'industry standard' circuits used and in 
analogue amplifier design. 
Chapter Three and Four are both critical review chapters of conventional CFOA 
designs. In Chapter Three a bench-mark for the conventional CFOA is established, 
against which future improved CFOA schemes can be compared. Chapter Four 
focuses on examination of the closed-loop performance of the basic CFOA, with 
particular emphasis on the dynamic response. Also the design, performance, and 
advantage of the CFOA in its ability to provide a substantially constant closed-loop 
bandwidth for closed-loop voltage gain and high slew-rate is reviewed. 
Chapter Five contains details of six new input stage designs for the CFOA_ This 
chapter considers the trade-offs involved in the design of these new input stages 
intended to improve the performance of a CFOA, over that possible using the 
conventional input circuit configuration, with respect to three major characteristics: 
CMPA offset voltage (Vos) and Slew-rate (SR). The results have been summarised 
in a CFOA comparative performance table presenting the features of the new input 
stage amplifier types in a range of different analogue signal processing applications. 
Chapter Six deals with a new approach to CFOA design using bootstrapping 
techniques. In this chapter a family of fourteen new designs are presented, the first 
six of which incorporate the new input stages described in Chapter Five. These new 
CFOA designs exhibit low offset-voltage, wide bandwidth, high CMIRR and improved 
gain accuracy, enabling them to be used in applications requiring variable closed-loop 
gains with constant bandwidth, such as in automatic-gain-control, video, graphics and 
multimedia applications. The Chapter concludes with a summary table comparing the 
relative characteristics of each design. 
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A further CFOA design is developed in Chapter Seven and a farnily of three new 
designs is presented, all based on an architecture using overall bootstrapping. The 
comparative results of the conventional and new CFOAs suggests a significant 
improvement is obtained from these new designs, mainly in CMIRR and reduction in 
offset voltage as well as the majority of other parameters and characteristics. 
Chapter Eight of this thesis summarises the work done and is followed by a reference 
list. Appended to the end of the thesis are conference and journal papers, by the 
author, on the design and development of new CFOAs. 
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CHAPTER 2 
Amplifier Parameter Definition and Testing 
Techniques 
1) Introduction 
(2.2) Differential and common-mode operation 
(2.2.1) Differential voltage gain, Ad 
(2.2.2) Common mode gain, Ac, and common mode rejection ratio, CMRR, p 
(2.3) Input offset voltage, Vos 
(2.4) Unity-gain frequency response 
(2.5) Slew-ratc, (S) 
(2.6) Input impedances 
(2.6.1) Non-inverting input impedance 
(2.6.2) Inverting input impedance 
(2.7) Z-point impedance 




This Chapter concerns the definitions and measurements of the terminal parameters of 
the CFOA, regarded as a 'black box' [2-11. It does not deal with the way that these 
parameters are related to the properties of the active and passive components of a 
particular circuit configuration: that is covered in Chapters Three, and Four. 
As is often the way with measurement techniques, prior knowledge of the orders of 
magnitude of parameters to be measured is put to good use in their measurement. 
PSPICE simulation is used in terminal parameter deterrnination: this brings with it the 
luxury of using test conditions that would not normally prevail in a laboratory test on 
silicon implementations of proposed CFOAs. Thus, we can apply 1 gA and I gV test 
signals from, respectively, infinite and zero source impedances that range from d. c to 
some tens of Gliz. 
Also, we can assume the existence of resistors of identical Ohmic value and very 
large ideal capacitors. Where appropriate, practical test methods are referred to 
physical laboratory prototypes. 
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(2.2) Differential and common-mode operation 
(2.2.1) Differential voltage gain, Ad 
Vill 
Figure 2.1 Measurement circuit for Ad 
vo 
RFI RF2 






Figure 2.2 Small signal equivalent circuit 
Fig. 2.1 shows an appropriate measurement circuit for Ad. RF1, RF2 provide d. c. 
negative feedback, necessary to ensure that the CFOA operates in the linear mode. In 
the small-signal equivalent circuit of Fig. 2.2, the CFOA is represented by the 
2-3 
VP=O 
components within the dashed triangle. If over the test-frequency range C2 is chosen 
so that (1/(OC2) << (RFI// RF2) the ac. feedback is de-activated. 
ro 
AkIAk 
Vi. Ri,, RFI -,, AdVk RF, 2 vo 
IF 
T 
Figure 2.3 Reduced from of (Fig. 2.2) for very large C1, C2 





In simulation measurements; RFIýIM; RF2=IICQ; CI=IOOOmF; C2=10OOmF. The 
full analysis involves considerable equation manipulation and can be found in 
Appendix 2.1 at the end of this Chapter. 
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(2.2.2) Common mode gain, Ac, and common mode rejection ratio, CMRR, p 
Vs + Vo R 
vs 
vo 
Fig. 2.4 illustrates a circuit configuration for determining p as far as the CFOA is 
concerned. Again, the full derivation is given in Appendix 2.2 
Vo =Ad (VP - Vn) 4 
A, (Vp + V. ) 
2 
(2.2) 




Vs + VO 
. Substituting these values in equation (2.2), 12-2] gives: 2 
VO )=A, 
VS [Ad- (A) 
2 
(2.3) 
Since Ad>>Ac, equation (2.3) simplifies to equation (2.4), the full common mode 
voltage calculations are included in Appendix 2.3. 
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Figure 2.4 Circuit to find the CMRR, p 
(In tests, R=IM, Vs=lOmV) 
(VO),,, 
Ac I 
VS Ad P 
(2.4) 
A knowledge of Ad and A. in dB permits a determination of p which is, otherwise, not 
easy to determine. By comparison, a practical measurement of p, particularly as a 
function of frequency is somewhat complex. 




Where Vos is the offset voltage, discussed in the next section, and Vc is the common- 
mode input voltage. The requirement to hold Vo constant is what leads to circuit 
complexity. It should be noted that the test circuit of Fig. 2.4 is not appropriate for 
laboratory tests because of the problems of accurate resistor matching [2-2]. 
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(2.3) Input offset voltage, Vos 
RF 




Ideally, the d. c. output voltage of a CFOA, like that of a VOA, should be zero when 
differential input voltage is zero [2-5]. However, because of slight imbalances in the 
amplifier, examined theoretically in Chapter 3, the output voltage of a real CFOA is 
not zero when the input terminals are at the same potential (normally, earth potential). 
The magnitude of the voltage that must be applied between the input terminals to 
reduce the output voltage to zero is the input offset voltage (or, differential input 
offset voltage), Vos. Since it is normally quite small, e. g. a few millivolts, 
measurement of it under laboratory conditions are normally achieved by using the 
CFOA itself to amplify it. The circuit for this is shown in Fig. 2.6, which is also used 
in PSPICE analysis. 
It can be shown that subject to normally easily-met parameter relationships, discussed 







where Acjý= magnitude of closed loop d. c. voltage gain or, AcL = 
(RF+R,, ) 
. The RG 
plus and minus sign allows for the possibilities of the imbalances. Table 2.1 show 
convenient test choices. The full calculation validating the use of equation 2.6 is given 
in Chapter 4. 
Ro RF Gain Offset voltage Vos 
1Kn 1OK92 11 VOS 
VO 
11 
MKI 5M 6 VOS VO 
6 
IK92 IK92 2 VOS 
VO 
2 
Table 2.1 Finding Vos from Vo for the circuit of Fig. 2.6 
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(2.4) Unity-gain frequency response 
This is a small-signal parameter that defines the frequency at which the a. c. gain is 
3dB down its d. c/low frequency value [2-61. It is normally measured with the CFOA 




Figure 2.7 Frcquency-response measurement circuit 
The a. c. unity-gain error is: 
(v 
-v 
F, w out % in ) 
výI 








Figure 2.8 Definition of a. c. -gain error 
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Frcquency 10 
(2.5) Slew Rate (S) 
This is a large-signal parameter. It defines the magnitude of the maximum rate at 
which the output voltage can change when a large signal voltage is applied to the 
input. It is expressed in Wgs [2-71. 
RF 
Figure 2.9 Slew rate measurement circuit 
As in the measurement of the frequency response, the CFOA is connected in the 
voltage-follower configuration (Fig. 2.9). A rectangular voltage test pulse of 
amplitude V and rise and fall times ti, tir is applied to the input (Fig. 2.10 a). The 
resulting output rise and fall times are týr, Lf, respectively. The slew rate in the 
positive-going edge is S+, where, 
S, =1 
dV 1= v (2.8) 
dt t., 





Since these two parameters may differ, the smaller is taken as defining the slew-rate. 
To determine if 'large -signal' conditions apply V can be increased. If S+, S_ do not 
change, then V is 'large' enough. Similarly to determine if ti, tif are sufficiently small 
in comparison with tý,, tr (so they do not play a part in determining) them, ti,, tif can 
be doubled. If S+, S_ do not change then ti, tif are sufficiently small. A good 





14 0, ! 
tif 
ISIOPCI=S+ 
Figure 2.10 Waveforms for Fig. 2.9 







(2.6) Input impedances 
The input impedances of the VOA are the normally the same at each of its two input 
terminals because the latter is based on an emittier coupled pair input stage. However, 
this is not the case for the CFOA because of its different architecture. 
The CFOA has a complementary-pair input stage as a replacement to the traditional 
long-tail pair input design. This means that a slightly different measurement 
technique has to be used for the two inputs. 
Details of these measurements are outlined, briefly, in the following two sub-sections. 
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Figure 2.11 Test circuit for non-inverting input resistance 
The magnitude of the input impedance, as a function of frequency, looking in at the 
non-inverting input of the CFOA is conveniently measured by connecting the 
amplifier to operate as a voltage-follower with a d. c. input bias voltage of zero volts. 
A small amplitude voltage signal Vin of variable frequency, is applied at the non- 
inverting input and the resulting input current, I+, measured (Fig. 2.1 1) 




From a plot of jZj(+)j versus frequency, the input impedance can be interpreted as a 
parallel combination of resistance and capacitance. 
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(2.6.2) Inverting input impedance 
RF 
Vh 
Figure 2.12 Test circuit for the inverting input impedance 
lut 
Fig. 2.12 shows a convenient test circuit for measuring the magnitude, lZi(-)I, of the 
impedance looking in at the inverting input terminal. As in the case of the 
measurement of iZi(+)I, Vin is a voltage signal of variable frequency but now Vin is 
reduced in amplitude by the presence of Ro, RF. This is necessary because VI the 






(2.7) Z-point impedance 
(+) 
+VCC 71c voltage-follower is 
discormected at the output 
OD 









Figure 2.13 Measuring the output resistances at Z-node 
The circuit of Fig. 2.13 was used to obtain simulation results for the open-loop output 
impedances of the current-mirror section of the CFOA (i. e. Z-flode). This determines 
the transimpedance of the CFOA, and also has a direct effect on the output impedance 
of the amplifier. 
A sinusoidal signal, V,,, of OAV peak amplitude is applied, as shown, when the d. c. 
bias level of the current-mirror output is zero. This ensures that the current-mirrors 
operate in the linear region. 
The resulting current, I., is measured then output impedance is given by the ratio 
V. /I.. The magnitude of this ratio is plotted as a function of frequency. 
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(2-8) Open-loop output resistance, ro 
The measurement of open-loop output impedance and, hence, output resistance-t ro, 
presents some difficulties. 
Referring to Fig. 2.13, if the non-inverting input of the CFOA is earthed and there is 
no feedback, the high output resistance of the two current-mirrors causes the Z-node 
to assume a potential corresponding to the simulation voltage of either CM1 or CM2, 
depending on whether the output current CMI (nominally equal to that of CM2) is 
greater than that of CM2 or less. 
To overcome this problem it is necessary to apply at Z-node a direct current, from an 
infinite impedance source, of such a magnitude and direction as is required to restore 
the d. c. voltage at Z-node to zero. The output impedance of the CFOA is then found 
by applying a small current change at the output of the voltage follower, observing the 
resulting voltage change and forming the appropriate ratio. 
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Summary 
This chapter considered techniques for the measurement of key parameters of the 
CFOA: PRICE simulation software was developed for this purpose. The results of 
the measurements are presented in later chapters alongside the theory developed to 
explain them. The reading of the chapter was made more straightforward, by having 
only the results of longer mathematical derivations included in the relevant text, with 
the full working given in an appendix linked directly to the end of this chapter. 
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APPEND 2 
APP 2.1 Calculation the Ai (Differential-mode voltage gain) in PSPICE simulation 
APP 2.2 Calculation the CMRR, p, (Common-mode rejection ratio) in MICE 
simulation 
APP 2.3 Calculation the Ac (Common-mode voltage gain) in PRICE simulation 
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APP 2.1 Calculation of Ad (Differential mode voltage gain) in PSPICE simulation 





Figure A 2.1.1 
11 vy = 








vi. -VY =VY-VX Z, RFI 
-VX = 
RFI X (Vin - VY) 
_ VY 
zi 
vx = VY 




vy -Vx = 
RF, X (Vi. - Vy) 
zi 
Vx = vy 








Since llý-- 12 +13 
Vi. _VY = 
VX -VO + vx zi 
RF2 Z2 
Substitute for Vy, and Vx 
K. C. L 
vi vy vv yx in 'X '0 + 
Z] zi RF2 RF2 Z2 
Vi. 
+ 










ZI AxZ, Z, xRF2 Z, xRF2 RF2 ZI XZ2 ZI XZ2 Z2 RF2 
Vi. 
+ 
RFI X Vin 
+ 
RFI X Vin 
= 
VO VO RF, xV0 VO RFI X VO VO 
Z] ZI XZ2 Z, xRF2 AxZ1 RF2 AxZ1 xRF2 AxRF2 AxZ1 XZ2 AxZ2 






7-1 ZI MZ2 Z, xR 





Ax7-j RF2 AxZ, xRF2 AxRF2 AxZ, XZ2 AXZ2 













A RF2 AxRF2 AxRF2 AA 
RFI vx RF2 
CI=10 
Vin 
Figure A 2.1.2 
vo 





=> 0, and (ri,, =>Zero). When 
(CAC2) arc very large 
(CI&C2=10OOmF), therefore, the above equation can be reduced to: 
Vo [RFI A 





APP 2.2 Calculation of the CMRR, p, (Common mode rejection ratio) in PSPICE 
simulation 
Z2 
Figure A 2.2 
Vo =Ad (VP -VN)+ AC 
(VP + VN) 
2 
V V2 r 
Z4 
P Z3 +Z4 
Using the Superposition theorem 
VN ý- VI ( 
Z2 
)+ v0z 
ZI +Z2 ZI +Z2 
Substitute for Vy, and VN 
© 
Vo 








-4 i+z -2 4+4 2 4+4 2 4+72 2 4+4 
2-24 
If Rl ýZIýZ3 &&R2 ýZ2ý--4 
R2 
, R, Ac Vo =Ad(- -)(Ad-. ý; )+AJ-:: -L-) 
XV2 
-VI) -VO ý 
Rt+112 Rt +F2 2 +Fý2 2 
VO+VO(. Z 
P4 A-N=A, (A-)M-V, )+Ac 
RI+R2 2 'ý+R2 1ý +lt2 
VO[I+(_ 
1ý 4)]=Ad R2 





R, +K2 2 1ý+ 1ý +P'2 2 
Vv 
0[ 





1ý +F. 2 2 
'1ý + 1ý +1ý2 2 
21 
VO[A+R2)+(Rl xAd)-(Nxý! )]=(AdxR2)(V2- VI) + (Ac x R) 
V+ V) 
nn 
V2 J- V 
where Vd=(V27-VI), and V, 
VO[9+R2)+AxAd)-A xAc), =(Ad xR2 XVd)+(AcxR2 xVc) n 
(AdxR2XVd) (Ac xR2 xVc) vo 
=- ., 
xAc [A+R2)+Axk)-AxAc)] [(R, +R2)+(RxAd)-g 22 












Vd R, (Ad)+(ý! 
+R2)_(ýj)' 
iý 2 














Vc +1ý2 )+(Ad)-(: 
ý)] 
1ý 2 









-1 vc (Ad)+(2)-(ý) 
2 
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APP 2.3 Calculation of A,, (Common mode voltage gain) PSPICE simulation 
© 
Figure A 2.3.1 
© 
vo 




(VP + VN) 
2 










N R, +R2 R, +R2 










u' 2 N+R2 2 1ý +1ý 2N +R2 +F'2 1ý +1ý2 1ý +112 
1ý V, 
I-Ac[y Vo=-(AdxVo) I) )+V2 ý ý+ in R2 2 
0 (41ý2) + -2)3 
2-27 
By multiplying the right and the left of the equation by (R, +R2) 
Vo + R2)=-(Ad xVo xR, )+(AcxVi. x4L)+(Ac xVi. xý! )+(Acx% xýL) 222 
x oxlý) VOA+R2)=-(AdxVoxlý)+(AcxVi. xR2)+(AC V, 2 
R 
VO(R, +R2)+(AdxVoxR, )-(AcxVox : )=(AcxVixR2) 2 
Vo[(RI +R2)+(AdxR, )-(Ac x -R")] = (Ac x Vi. x R2) 2 
VO (Ac xR2) 
V" [(RI +R2)+(AdxR, )-(AcXR')] 




But lAdl >> lAcl, therefore: 
Vo (Ac) I 
Via (Ad) C'ýM 
Another way of looking at (V") in the above equation is by making (R, =: >Zero). In 
WSPICE), (R, = Z, =: > Zero) can be achieved at low signal frequencies if 
(R) = (ZI) =j 
(0 
1 
=: > 0. When Ci is very large (CI = 10OOmF), the above 











= Ac Vi. [(O+R2)+0-01 R2 
© 
vo 
Physical reasoning indicates that if 
I 
<< R2 and 
I 
<< R2 then the differential 
(J) C2 w C, 
input voltage seen by the amplifier is Vj.. 
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CHAPTER 3 
Circuit Architecture Of The Basic CFOA: 
A Critical Review; Part I 
(3.1) Introduction 
(3.2) D. C. input current and linear voltage range 
(3.3) Input offset voltage 
(3.4) Quiescent power dissipation 
(3.5) Incremental input/output impedance 
(3.5.1) Incremental input characteristics 
(3.5.2) Input capacitance 
(3.5.3) Output regulation and output resistance (ro) 
(3.6) Analysis of Differential-mode operation 
(3.7) Analysis of Common-mode operation 




With a view to establishing a base against which future improved schemes may be 
compared, this chapter is a study of the circuit architecture of a basic CFOA (Fig. 3.1), 
and the ways in which this affects the terminal parameters of the amplifier. Parameter 
relationships that do not, as far as the author is aware, appear in the literature are 
derived from the first principles and examined critically. 
In Fig. 3.1, CFOA bias current, IQ, is set by resistor (R) and mirrored by Qg, Q7 to 
produce the emitter current of Q1, and also mirrored by Q62 Q5 to produce the emitter 
current Of Q2. 
Q3ý Q4 fed from Q1, Q2 respectively, comprise a compound emitter-follower stage 
operating in Class AB with no crossover distortion. The collector currents Of Q32 Q4 
are mirrored by Qq, Qio, Q1 I and Q12, Q13; Q14, respectively, which also supply emitter 
3-2 
Figure 3.1 Circuit diagram of a basic CFOA 
currents to Q15, Q16 at the input to the output voltage-follower. C,, is the 
"compensation capacitoe, chosen to set the open-loop frequency response of the 
CFOA: it is considered in more detail later (Chapter Four). The compound emitter- 
follower Q19, Q20, like Q3, Q4. operates in the Class AB mode. 
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Figure 3.2 D. C. currents in the CFOA input stage 
The following parameter, which refer to Fig. 3.2, are defined as follows: 
a.. = d. c., c. b., current gain of the NPN transistors 
P. = d. c., c. e., current gain of the NPN transistors 
(xp = d. c., c. b., current gain of the PNP transistors 
Op = d. c., c. e., current gain of the PNP transistors 
It is assumed that the current flowing in, or out, of the inverting input terminal is zero. 
Then the emitter currents Of Q3 and Q4 are equal, to Ix, say. 
IX IX 
(3.1) Im =I 1-0. +l 
IE2 =12 - op +1 
Ix I 
ICI = oc, V, IC2 = an V2 ýX (3.2) 
On +1 Op +1 
34 
Because (VEBI+VBE2) = (VBE3+ VEB4) it follows that, 
II (IC3 . 
IC4) 
V, log, (' -, )=V, log, (3.3) ISI IS2 IS3 IS4 
Providing that transistors Q1, Q22 Q3, and Q4 are well-matched, 
IC I IC 2: '--IC 31 CA 
Substituting for Icl, etc, from (3.1), (3.2), 
ap (Il - 
ix )'CCn(I2 
-IX 
)ý((Xn'IX)(CCP-IX) (3.4) On +1 Op +1 
II 
=i 
2 x )*v2- 4x 






0,, +l op+l (P. + 1) - (op + 1) 





112 (3.7) (P. + 1) - (op + 1) 0,, +l pp+l 




+11 )2 +41,12 
Ix 
P. +1 pp+l P. 
1 
+1 Op +1 (3.8) 
2[1- -., I +'). (Pp +1) 
For Op>> 1, 
2_ + 1_ IX 
JIII2 
-I* (3.9) 
2 P,, +1 Op +I 
Now Ix must flow in the direction shown if Fig. 3.2. Hence, we must take the positive 
root of the square root expression 
12 11 
IE, 
=(I, X)Z, I, - -+ - -+ (3.10) + 2(0,, + (0,. + 1) (OP + 1) 
NFII 
12 
ý, 2 + 
I! 
IX); --I --+ (3.11) R2 = 
V2 
pp +1 2 OP +1 (0,, +1) (OP +1) 
From IEI, and Im, IBI andIB2can be calculated: 
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IBI 




63P+I) (op+l) (op+])-(6,, +I) 263,, +I)-63P+I)LO3,, +I) 63P+I) 
IR2 
42 12 NFII 12 +12+1, (3.13) 




IBI [-, 2 
11 
(3.14a) 






I (3.14b) [ýn Op 
Before proceeding further, a note is appropriate concerning the equality of the emitter 
currents Of Q32 Q4. These are both shown as Ix; it is assumed that the current flowing 
in the inverting input tenninal is zero. In practice this is not quite true. 
However, when the amplifier is used in closed-loop operation, as is normally the case, 
the negative feedback action ensures that this current is much smaller than IQ under 
d. c. conditions. Hence there remains only a small inequality in the emitter currents of 
Q3 and Q4, and their base currents only appear as a very small correction term in the 
expression for L, as is apparent in the equations above. 
Referring, again, to (3.14b) assume I, and 12 are close and that Op and P. are close, the 
variational approach can be used: 
A[ Ai 
=I+ 2 
12 =, - 
2 
(3.15) 
and, Op =0+ 
Ao pN =p_Ao (3.16) 22 
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But, the signs of Al, Ap are unrelated so (3.21) must be corrected to read: 
Al I( Ap 
p0p 








Figure 3.3 D. C. current analysis of the NPN, and PNP, simple current mirrors 
For the case in which 11 and 12 (and pp, Pn) are not close (3.14b) must be used. 
To find the dependence of li. on VI the input current mirrors comprising Q5, Q6 and 
Q7; Qs, we can proceed as follows. 
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it is shown in Appendix 3.1 that, 
op 
2 VOSP V + BCP (3.19) 
Opo VT I AP 
2Vv 
2 =IQ p 
os + CBN (3.20) Ono VT VAN 
where: Op,,, P,. refer to the value of Pp, P,, and at zero collector-base voltage; 
VAN, and VAp are the Early voltages for the NPN and the PNP transistors respectively, 
VOSN, and Vosp are the offset voltages of the NPN mirror, and the PNP mirror, 
respectively, which arise through mirror emitter-area mismatches in the device pair. 
In simulation, it is assumed that VosN, and Vosp are zero, but this is not generally the 
case with practical devices. 
Substituting for the component 12/ P,, of lh,, the expression in (3.14b) and taking into 
account the variation with Vc, 3 (=Vcc-VI) of P,, 
2+ (Vr + VCC) 
12 VAM 
+ 
(VCC - V, 
VAM 
(3.21) 
(12/0,, ) increases with V, because 12 increases and P. decreases. Using the binominal 
expansion and making reasonable assumptions [1>>(Vcc+VI)NAN], equation (3.21) 
reducesto, 
12 IQ 2+ 2V [I -- 1]] (3.22) on Ono Ono VAN 
Similarly, 
2 (V, -V) CC I 
VAP 
(3.23) 












I (I -2)-I (I -2+ 21QVI [I+1 (3.25) 
no 
Ono Opo Opo Ono v 
AN 
OPOVAP 
Clearly, if 0,, o= Op. and VAN=VAp then 1, =O when VI=O. Because these conditions do 
not hold exactly, in practice, lid-, 60 when Vj=O but is, nevertheless, expected to be very 
small and proportional to IQ. Furthermore Ij,, increases with VI. 
Consider now the input voltage range for linear operation of the CFOA as a whole, 
Referring to Fig. 3.1, Q4 operates out of saturation if, 
Vi > [-VCC+(VIIE Of Q2)+ (VBE Of Q13)+(V]3E Of Q14)) (3.26) 
i. e., V, > [-Vcc + (3 Vi3E)] (3.27) 
Similarly Q3 operates out of saturation if, 
V, < [Vcc - (3VEB)l (3.28) 
Hence the linear input voltage range for VI is defined by, 
[Vcc- (3VEB)] > Vl> [-Vcc+ (3VBE)] (3.29) 
where VEB, VBE are, respectively, the enýtter base and base-eýnitter voltage of a PNP 
and NPN transistor operating at a collector current IQ. 
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Assuming VBE; ý-VEWý0.8V, equation (3.29) implies that (2.6V>V, >-2.6V). The sweep 
Of IB(Y) versus Vi(X), shown in Fig. 3.4, and Fig. 3.5, bears out the theoretical 
predictions for Ii. and the input voltage range for linear operation. 
Ij,, at VI=O can be positive or negative but for the particular parameter values, here, Ii. 
has a small negative value which is higher in magnitude for IQ=0.7niA than for 
IQ=O. ImA for (3.5V>Vj>-3.5V), IB varies approximately linearly with V, as predicted 
by equation (3.25) because of the non-infinite Early voltages of the transistors. The 
magnitude Of I IB I increases rapidly for Vj< -3.5V and VI>3.5V because of the onset 
of transistor saturation. 
V, 
Figure 3.4 A plot of Ii. versus V, over the input range +5V, and -5V at a bias current 
of IQ=O. I mA 
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-5V -3V -IV ov IV 3V 5V 
V, 
Figure 3.5 A plot of Ij,, versus V, over the input range +5V, and -5V at a bias current 
of IQ=0.7mA 
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(3.3) Input Offset voltage (Vos) 
The input stage is redrawn in Fig. 3.6. The input offset voltage, Vos, is the differential 
CFOA input voltage required to make V. =O, when V, = 0. It will be seen that the 
offset voltage due to voltage-follower output stage can neglected. 
+VCC 
QP ýF--ýQP2 




vo Vo=zcro i 
R 2 Q1 - vx zz V, 
X1 0 It output ýý- 
IE2 stage 
-Vpffsct is 'ignored 






QN 1Q) I: X. -vCC Current Raflo 
Figure 3.6 showing currents used in the calculation of Vos. 
By inspection, I. (I, -I): -*- IC, P 
v, -1 (3.30) 
'%pPn 
XpOn 














ISI IS2 1S3 IS4 
Substituting for Jcj, Jc2, Ic3, and Ic4, 
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1* 






(3.33) ISI ', S2 ý'p - ; ýn - IS3 * IS4 
J2 III 
-': 1112 -1( 
12 
+IP . -y )+- (3.34) 













z+ 1112 0 (3.35) 
P, 
Xn IS3 IS4 
P 
(Xn op on Alpon XnOp 
This is an exact expression from which (1) can be found if numerical data for other 
parameters is supplied. However, it gives tedious algebra, which tends to obscure 
physical understanding, so we proceed as follows: 
Since (P<<l), all terms involving (1/0), etc, can be ignored in an approximate 
analysis 















Hence, V,,. 3 T, 'S3 (3.39) 
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II' 12 * CCp * Ctn - 
(X )(lS3lS4) 
xp 1SI'S2 
(3.40) VT loge r Or,, VM "* 1S3 
Now, V.., = VTlog, 
ýc-' 
; -- 
VT log, P 
isi isi 
21 11 
11 , 12 , ap 'an C -n )(ýMýS4 
VOS 7- VEBI - VBE3 = VT 

















1 -. 1 S2 X, x (3.43) VOS = VT log. ( 
si 







There are thus two terms that contribute to Vos. 
V7"091( 
IS3 
(Inherent offset due to the mismatch in Is of Q, and Q3) IS1 
I cc I 2. VT log, (Similar parameter mismatches, shown 12 (1n 'n 'S4 IS3 
in Table 3.1) 
Mismatch pairings 
112 12 CC Of Ql, Q3 X (current- rnirror transfer 







In normal MICE simulator tests the condition 
ISI=IS4, IS2=IS3 holds true, and hence 
IP the second component of Vos can be reduced to V. log, iý 
ýop) P 
11121) 
The same result for Vos is obtained if we consider it to be (VEB4- VBE2) as, of course, 
it must because the offset voltage can only have a value whichever way it is 
calculated. In equation (3.43) the bracketed terms relate to mismatches in current or 
parameters that are, ideally, equal. Note that ot., a,,, Xp, 4, are dependent on the 
collector-base voltage of Qi, Q2, Q3, v 
Q4. respectively, so Vos is dependent on V1. So 
far, we have neglected the offset of the voltage-follower output stage inducted by the 
triangle symbol in Fig. 3.6 let this be Voso. This requires a difference between IC3 and 
Ic4 of Voso/Rz. Since the transconductance, of the first stage is almost equal to 2&,, 
(see section 3.6). 
this means an additional input-referred offset of Voso/(2g. Rz). But g.; 4/VT 
Thus, 
Vos ý-- VT(Voso/2IxRz) (3.44) 
But, since IxRz>>VT, in any meaningful design, the input-referred offset is in the 
range of RV to nV, even if Voso=several mV, compared with the Vos given by 
equation (3-43). 
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(3.4) Quiescent power dissipation 
The quiescent power dissipation for any amplifier circuit is a characteristic, which 
designers usually try to minimize. It is apparent from Fig. 3.1 that there are eight 
conduction paths, from +Vcc power supply to the -Vcc power supply, each passing a 
quiescent current IQ, defined by R, +Vcc, -Vcc. 
The quiescent power dissipation PQ is this given by 
P2 = 2Vcc x 81. = 16Vcc IL, (3.45) 
where, 
2 Fcc - 21 VBr, 1 (3.46) 
R 
Alternatively, we can write, 
PQ = 16Vcc 
2Vcc - 2VD (3.47) 
R 
For IQ=l OOpA, Vcc=5V 
Pqý8mW 
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(3.5) Incremental input/output impedance 
(3.5.1) Incremental input resistance 
The incremental input resistance, Ri, can be derived from equation (3.25). 
Differentiating with respect to Vi, 
=X '" ký 21Q rI+I] d V, P. VAN PpoVAP 
(3.48) 
This takes account of the variation Of On, Pp in Q1, and Q2. with V1, and the change in 
their collector-base voltages. However, we must include the collector-base resistances 
rpi, rg2of Qj, and Q2. 
Then, for the linear input voltage range, 
=I+1 +21Q[ 
I 
+- T, r, r. 2 pp"VAP 
(3.49) 
For a given IQ, Ri is sensibly constant for the voltage range specified by equation 
(3.29), as is evident from the straight-line relationship between Ii. and Vi over this 
range in Fig. 3.4 and Fig. 3.5. 
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Figure 3.7 Simplified schematic of transistor Q2 to calculate the input 
capacitance of the basic CFOA shown in Fig. 3.1 
An important aspect of CFOA performance is the input capacitance, Ci. First consider 
transistor Q2: G is the small-signal emitter-follower voltage gain (which is close to 




CP2 + (I - 
G2)cben (3.50) 
Similarly for Q, with an emitter follower voltage gain G1, 
Cpj + (I - GI)Cb,, (3.51) 
Thus, (C, ) ýý (Cpl + C; 42) + 
[Q - GI)Cu, + (I - G2)Cb,,, ] (3.52) 
The term (C., + C,,,. ) dominates. 
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(3.5.3) Output regulation and output resistance (ro) 
The output characteristic of the basic CFOA in the linear region, on open-loop, would 
not appear to have been treated in the literature. This is possibly because it is not easy 
to detennine, the problem being that the output saturates without the closed-loop 
connection. 
In this section a theoretical discussion is presented to explain the results of simulation. 
The starting point is the circuit shown in Fig. 3.8, this represents the output voltage 
follower with, for initial consideration, the W point earthed and serves to indicates 























Figure 3.8 Showing currents used in the calculation of the open-loop output 
resistances (ro) 
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Applying the 'Translinear Principle', it follows that, 







otn, otp being the c. b. current gain of Q19, Q2o respectively. 
To find IcIg we substitute for Ic2o, 
=a 
IC19 
(3.55) IC20 p 
[.: E --" - 
io I 
oc. 
C19 (3.56) then, IC15 X IC16 ý-' IC19 M (1 IL- - 10 
an 
or, Icig 
2 OC p- 'Cl9a /0 - 
415416 0 (3.57) 
an 
'n IC,,, 














Taking the positive sign for the square root, since lclg>O, and re-arranging, 
cc jo [I+ I+ (_4, CI5 
IC16 
(3.60) 






Similarly, Ic2o =a pio (3.61) 2 
For the approximations, 04? -Ctpýl, ICIY--ICIOý ICIVý ICWýIQ. thus. 
io I 
ý- 

























This means that the change in Ic1q, due to lo, from its value at Io=O, is equal in 
magnitude to the change in Ic2o. If lo>> IQ, then, 
1+ 
IQ 2 
(3.66) c 19 




and, 1., 9 
Q (3.67) 
io 
Table 3.2 shows Icig, Ic2o calculated from equations (3.62), (3.63), 
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for the theoretical condition IQ=O. I mA and various values of lo. A plot of Ic1q, IC20 
versus lo is shown in Fig. 3.9 
lo (mA) 0 0.1 0.2 0.3 
Icig (mA) 0.1 0.162 0.241 0.330 
IC20 (mA) 0.1 0.062 0.041 0.030 
lo (mA) 0.4 0.5 0.6 0.7 
IcIg (rnA) 0.423 0.519 0.616 0.714 
IC20 (mA) 0.023 0.019 0.016 0.014 
lo (mA) 0.8 0.9 1.0 
Icig (mA) 0.812 0.911 1.009 
IC20 (mA) 0.012 0.011 0.009 





Figure 3.9 A theoretical, ideal, Plot Of IC19, IC20 versus 10 
For 1()=500ýiA, this predicts lclg=5194A. The actual value, from simulation, is 
509.2ýtA, as shown in Fig. 3.10. (Simulation measurements on IC15, IC16, IC17, IcIg are 
given, for completeness, in Appendix 3.2) 
1. (" 
0.5n 
(5OOpA' 09.2411A Icig 
(IW 162. M4p V k-19 (1 9%. 838 " Icig 
A- 
( MpA -17 . 137pN 
k 2D 
0. In-A 0.2nA 0.3n-A 0.4n-A 0.5nIA 0.6rM 0.7nA 0.8n-A 0.9nA J. (XM 
10 
Figure 3.10 A simulated graph of Ic 19, IC20 versus lo 
The difference is due to the approximations made in deriving equations (3.62), and 
(3.63). For the case lo<<IQ an equivalent circuit for calculating the small signal output 




(ß, + IXN + 1) 
10 
Alo I Alo IAA 
2+ 1)(0 + 1) 2 (0ý +1) AVo 
Fig. 3.1 1. Equivalent half circuit for calculating output resistances (ro) 
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Only one side is shown and base extrinsic resistance is ignored along with the 
collector-emitter resistance. Summing voltage drops, 
A Vo -- 
Mor. 
+1 (3.68) 




for r,, this gives, IQ 
ro ýz, -A 
Vo pýV" 
[I + (3.69) 
AIO 2(0,, + 1) IQ (op + 1) 
Adding in the effect of base resistance r,, and emitter bulk resistance rE, 
ro ; t; -0ý [I +I+r. + _r,, _ (3.70) 2(0,, + 1) IQ (op + 1) 2(0,, +1) 2 
or, r, -I 
VT 
2 IQ 
Substituting V, r=25.8mV, IQ=O. 104mA, 0,, =65, r., = 2642, rF. = 3.2fl (the latter values 







(I OpA, -I 3.839mV, 
(I pLA, . 12.644mý) 
IM 2pA 3gA 4gA 5pA 
I0 
6ýtA 74A 8M 9ýtA IOpA 
Figure 3.12 Regulation characteristic for 'low' value of lo 
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The simulated value, determined from Fig. 3.12, is ro = (13.839-12.644)mV/9pA, i. e., 
ro zý132.77. A possible reason for the difference could be a non-unity value for 
emission coefficient, Tlp,, of the BJTs, for if lc=ls exp (VBI-J'IJVT), where ilE>I, then 
1/9,, = TJVA(ý. 
When a resistance Rz, equal to the output resistance of QII in parallel with that Of Q 14, 
is connected in the base circuit Of Q15 and Q16 the current flowing in it is 
_ 
A/0 
, so the output resistance ro then 
becomes, 
(0" + 1)(0, + 1) 
ro 
Rz 
-+I[V, +r, +r,, 1)(0 1) 2 (0" +1) 
j (3.72) 
For 'large' Rz, and the assumptions 0, Op>>l, 
Rz 
ro lzý - 0 
po 
(3.73) 
Consider now the case 1()>IQ. AVO now comprises three components, AVol, the 
voltage change due to bulk dropsI- AV02, the change in VBE16 due to its change in 
collector currents; AV03, the change in Vj3), ig. For 1()>>IQ, the change in the 11319 
mirrors the change in Ic 19 (Fig. 3.10), as is to be expected 
3-25 
0. ImA 0.2mA 0.3niA 0.4mA 0.5niA 0.6nA 0.7niA 0.8mA 0.9fnA LOMA 
10 
Figure 3.13 A simulated graph Of 11319, IB20 versus 10 








AV03 VT log J 
IC19 (102) 
(3.76) IC19 U01 ) 
Substituting measured data- AV01=6.5mV; AV02=3.63mV; AV03=46.57mV. 
Thus AVO=56.7mV which comprises with the simulated value of 60.009mV 
(Fig. 3.14) when 1() changes from 0.1 mA to I mA. Fig. 3.14 is non-linear because AV03 
dominates the expression for AVO. 
However, when Rz is included in the base circuit Of Q15, Q16 the added component 
amounts to approximately, 
I? ' 
. This normally dominates the expression for AVO 01'0ý 
and effectively defines an output resistance as 
Rz 
, producing an approximately Oppý 
linear decay of VO with 1(). 
0 
10 
Figure 3.14 Regulation characteristic for 'high' value of ro 
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0.1 mA 0.2mA 0.3mA 0.4mA 0.5mA 0.6nIA 0.7mA 0.8niA 0.9rrbA l, OrnA 
The open-loop output regulation charactefistic for 'high' value of output currents 
(Fig. 3.15), determined by the method described in Chapter 2, bears this out. (For 
IQ; zýO. I mA, R;,, ýz51MQ - see Appendix 3.3). 
40an 
-8(X)MV +-- 
0.1 niA 0.21nA 0.3nLA 0.4niA 0.5niA 0.6niA 0.7niA 0.8mA 0.9mA I. OmA 
10 
Figure 3.15 Output regulation characteristic (open-loop) 
for 'high' value of output currents. 
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(3.6) Analysis of Differential-mode operation 
A simplified schematic of the standard CFOA architecture is shown in Fig. 3.16, 
where the non-inverting and inverting nodes are connected to a differential input 
Vi" 
signal V2 and VI respectively. The positive differential input signals is V2 +' 2 
and the negative differential input signal is V, When the positive signal (V2) 2 
is applied, the voltage at the base of Q, will rise, and the voltage at the emitter of Q, 
will fall due to the negative signal (Vi), increasing VBEI of Q1, resulting in an increase 
of Icl. Similarly VBE2 of Q2 decreases and Ic2 reduces. Under small-signal the 
collector current Ici of Q, will rise by Al, and similarly the collector current Ic2 Of Q2 
will fall by Al 13-11. 
Currents Ic, and lc2 are then mirrored by CMI and CM2 to a high impedance gain- 
node (Z), where they subtract, giving a total signal current Iz = 2AI, resulting in an 
output voltage of V.,, j= (2AI. Z(z)). Transistors Q, and Q2 are configured as a class-AB 
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Figure 3.16 Simplified schematic of a standard CFOA 
complementary-pair stage. The operating point of these transistors is in the active 
region, and class-AB, with the DC current set by the bias network comprising the two 
















Figure 3.17 Small-signal differential-mode half circuit 
Fig. 3.17 shows the small-signal differential-mode half circuit, which can be analysed 
to predict the circuit behaviour. The output current im = i.. t(d. ) is given by 





Since vb,,: L-vd, and r,,,, is very high compared with I/g., so (3.77) can be reduced to 
gT, j. , 
21" 
=2gmz221 cc, Vd r, VT 
(3.78) 
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where gTdm is the transconductance of the differential-mode operation, gm is the 
transconductance of one particular transistor at a time in the input class-AB 
complementary-pair, IcQ is the dc bias current, and VT is the thermal-voltage. Thus 
the differential-mode gain (Ad. ) ofthe CFOA is 
Ad,,, = 
2ic, Zz 
9 Tdm *Zz (3.79) 
Vd 
where Zz is high impedance gain-node of the CFOA- 
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(3.7) Analysis of Common-mode operation 
Figure 3.18 Circuit schematic of the CFOA with a common-mode input signal, V.,, 
The input stage of the CFOA is the main factor in determining the CMRR 
performance of the CFOA [3-11, and 13-2]. A further study has been made to 
investigate the parameter that has a direct responsibility towards the common-mode 
operation, in order to fully understand the inner working of the CFOA, when a 
common-mode signal is applied to its input. It has been reported that the drawback of 
the CMRR performance of the CFOA is due to the output impedances of transistors in 
the input stage 13-11, and 13-21. 
Currents ii and i2 flow through the output impedance of Q1, and Q2 respectively, as a 
direct result of the common-modc input voltage Vcm, and are 
vc, 
" 12 =' 
V"" 
rce I rce 2 
(3.80) 
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These currents are then mirrored to a high impedance gain-node (Z), where they add 
algebraically. Thus a high common-mode voltage gain is generated, and a low value 
of the CMRR is produced, normally in the region of MO. Fig. 3.18 shows a circuit 
schematic of the CFOA with a common-mode input signal. Applying a positive 
common-mode input signal decreases the value of VcB of Q1, and as the Early voltage 
of this transistor is finite it results in a decrease in the collector current 1c, of Qi by an 
amount Alcm. 
Figure 3.19 Small-signal equivalent circuit of the CFOA input stage 
for common-mode analysis 
Furthermore the positive common-mode input voltage will cause the value Of VCB Of 
Q2 to rise and therefore the collector current IC2 Of Q2 to increase by the same amount 
[3-11. Hence, when the collector currents of Q, and Q2 are mirrored by CMI and 
CM2 to a high impedance gain-node (Z), the net current into the Z-node is 
= (AIc Iz IC2 - ICI if (-AIcm) = 2A[cm (3.81) 
Since Im ; L- IEI, and IC2 ýý! IE2, then 1(. ) = 
Ic2 




lz zIH ; ý-, I C2 -ICI -= 2AIcm (3.82) 
To obtain a better understanding, the class AB bias voltage follower (shown in Fig. 
3.18) was analysed using small-signal modelling. Fig. 3.19 shows the small-signal 
equivalent circuit for the input stage of the CFOA, driven by an input common-mode 
voltage signal. 
When a common-mode input voltage is applied to the circuit shown in Fig. 3.19, as 
1/gm, rincml, and rincM2 are small, and since the bases of Q, and Q2 are connected 
together there will be no signal voltage across the base to emitter terminals of these 
two input transistors. Hence, both g. lVbvi and gm7Vb,, 2 signal current generators are 
inactive. The net result is that the circuit of Fig. 3.19 simplifies to that shown in 
Fig. 3.20 and the output current from the coupled current-mirrors, iout, is given by 







since rýtj ; z,, rp >> r,, 2 = rcý. Then the common-mode transconductance gT. 
is, 






6 rCM -v VAN VAP 
Thus the r,. values of Q1, and Q, directly detennine the A., 
VCM rcel r,. 2 rce2 
iout(=) 
Figure 3.20 Reduced small-signal equivalent circuit for the Class AB Bias Voltage 
Follower 
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It is essential at this stage to link gT,, n and the common mode gain, An, of the CFOA, 
thus (3.85) is given as 
cm = 
iout (cm )*ZZ9 
rcm ZZ (3.85) v 
cm 
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(3.8) Common-mode rejection ratio (CMRR) 
The common-mode rejection ratio (CM[RR), is defined as the ratio of the magnitude 






where A&,, A,:. is the differential mode gain, and the common mode gain 
respectively. Therefore by substituting (3.79), and (3.85) into (3.86) gives 
iout 












t (CM) gn. 
vcm v. 
(3.87) 
Equation (3.87) indicates that the high impedance gain-node (Zz) cancels. Thus, 
having a higher, or lower, impedance gain-node (Zz) will not influence the CMRR in 
any way. Now by substituting (3.78), which defines gTd.. the transconductance of the 
differential-mode operation of the CFOA, and (3-84), which defines gT. the 
transconductance of the common-mode operation of the CFOA into (3.87). 

















Table. 3.3 summaries the variations of CMRR, Ad. and A.. with changing values of 
r,,,,, r., 2, r. 1, andr. 2 
Increase parameter CMRR Ad. A,,:. 
r,,,, and r. 2 Increases No change Decreases 
r. 1, and r. 2 Decreases Decreases No change 
iame i.. i 
To test this theoretical result the circuit shown in Fig. 3.1 was simulated using SPICE. 
This was undertaken using Analog Devices XFCB device parameters, and the 
frequency responses of Ad., A, ý. and CMRR were obtained (see Fig. 3.21). The 
values of the Early voltage (VAp) for the PNP device Q7 and Q4, and (VAN the NPN 
device Q5 and Q3) were then doubled, the simulation above repeated. The results are 
shown in Fig. 3.22. 
This was repeated for the results presented in Fig. 3.23, in which the Early voltages of 
the input transistors were four times greater than the actual AD-YFCB parameters. 
Although changing the values of VA in practice is virtually impossible, as a simulation 
exercise since rceý VA/IcQ, comparison of the results does confirm the anticipated 
significance of r,, in determining the CMIRR of the CFOA. In moving from Fig. 3.21 
through to Fig. 3.23 the values of An decreased as expected by 6dB, and Ad. remain 





d (IOKHz, 81.187dB) 
-t - - CMRR(I OKHz, 5 0. 042dB*--__ 
A, (I OKHz, 30.245 1B) 
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Figure3.21. SPICE results for Adm, Acm and CMRR versus frequency for Fig. 3.1 





I OKHz I MH/, I OOM Hz I GHz 
Frequency 
Adm, Acm and CMRR versus frequency, as in Fig. 3.2 1, except thatVA 
has been doubled for the input stage devices 
101 
-1 O( 
Ad (I DKHz, 81,187dBs) 
CM RR IO KH 56 n7dB ( z, . o 
A, (I OK H z, 24.950d BS) 
dI OKHZ 81LIA§clBsý 
CMRR(IOKH/. , 61.921cf]3.5)- --- 
) 
'4 
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t -Hz 16 KHz Ii Az 10 6MHz I OGd 
Frequency 
Figure 3.23. Adm, Acm and CMRR versus frequency, as in Fig. 3.22, except thatVA 
has been quadrupled for the input stage devices 
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Summary 
The CFOA is a current control voltage source transimpedance amplifier. The CFOAs 
uses the complementary push-pull voltage follower with a unity gain buffer as its 
input stage. The CFOA as shown in Fig. 3.1 consists of an asymmetrical voltage 
follower, with a steady state Vý=V =Vin. Knowing that transistors Q3 and Q4 act as a 
common collector gives the advantage of having a high impedance (+), and low 
impedance at the load (-). The reason for having Q, and Q2 is to give the input drive 
transistors Q3 and Q4 a class AB input stage, as well as eliminating the cross over 
distortion which is caused by loss of Vt,, = 0.7V from coming up or down at the base 
of either transistors. 
The current-mirror circuit denotes the driven or input current side of most widely use 
analog circuit. it is important at this stage to note that the current-mirrors is to reflect 
the collector current of the complementary push-pull transistors to a large trans- 
impedance, ideally infinite, represent by Rz (the output impedances of the current 
mirrors), and Cz (the compensation capacitance) 
The trend toward low-voltage, single-supply systems is fuelled by designers' attempts 
to balance the often-contradictory goals of lower product size and cost versus longer 
battery life and better system performance. This trend may be good for consumers, 
but it complicates the task of choosing an appropriate op-amp for a given application. 
As in all engineering, engineers must often sacrifice one aspect of system 
performance to improve another. The analysis of the conventional CFOA as a 
benchmark, various novel circuit techniques along with trade-offs were both 
investigated and discussed. 
In this chapter the author also analysed the conventional (CFOA) in terms of D. C. 
input current and linear voltage range, input offset voltage, quiescent power 
dissipation, Incremental input/output impedance, and the common-mode rejection 
ratio (CMRR) performance, and, has identified the mechanisms primarily responsible 
for these characteristics, with the objective of determining suitable techniques to 
enhance performance and have consequently proposed new CFOA designs. 
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Summary 
The CFOA is a current control voltage source transimpedance amplifier. The CFOAs 
uses the complementary push-pull voltage follower with a unity gain buffer as its 
input stage. The CFOA as shown in Fig. 3.1 consists of an asymmetrical voltage 
follower, with a steady state V+ýV_ý=Vj.. Knowing that transistors Q3 and Q4 act as a 
common collector gives the advantage of having a high impedance (+), and low 
impedance at the load (-). The reason for having Q, and Q2 is to give the input drive 
transistors Q3 and Q4 a class AB input stage, as well as eliminating the cross over 
distortion which is caused by loss of Vbe = 0.7V from coming up or down at the base 
of either transistors. 
The current-mirror circuit denotes the driven or input current side of most widely use 
analog circuit. It is important at this stage to note that the current-miffors is to reflect 
the collector current of the complementary push-pull transistors to a large trans- 
impedance, ideally infinite, represent by Rz (the output impedances of the current 
mirrors), and Cz (the compensation capacitance). 
The trend toward low-voltage, single-supply systems is fuelled by designers' attempts 
to balance the often-contradictory goals of lower product size and cost versus longer 
battery life and better system performance. This trend may be good for consumers, 
but it complicates the task of choosing an appropriate op-amp for a given application. 
As in all engineering, engineers must often sacrifice one aspect of system 
performance to improve another. The analysis of the conventional CFOA as a 
benchmark, various novel circuit techniques along with trade-offs were both 
investigated and discussed. 
in this chapter the author also analysed the conventional (CFOA) in terms of D. C. 
input current and linear voltage range, input offset voltage, quiescent power 
dissipation, incremental input/output impedance, and the common-mode rejection 
ratio (CNIRR) performance, and, has identified the mechanisms primarily responsible 
for these characteristics, with the objective of determining suitable techniques to 
enhance performance and have consequently proposed new CFOA designs. 
3-38 
input common-mode voltage range is one of the first issues a designer should 
consider in specifying a single-supply op amp. The first impulse is to eliminate this 
concern by specifying a Rail-to-Rail input capability. As is true for all op amps, the 
open-loop gain for a rail-to-rail output amplifier is a function of the output voltage 
swing. Thus, to evaluate a rail-to-rail output amplifier, you must specify the gain both 
at a given output voltage and with a given load. Certain penalties must be paid, such 
as stacking vertical transistors to increase the CMRR, however, for true rail-to-rail 
operation. 
Most of Maxim's low-voltage op amps have input common-mode voltage ranges that 
include the negative supply rail, but only some allow inputs that extend to the positive 
rail as well. Others allow input voltages only within one or two volts of the positive 
rail. Op amps that allow signals only to the negative rail will be referred to as ground- 
sensing amplifiers. Those that allow signals to either rail will be referred to as rafl-to- 
rail input amplifiers which is precisely what this thesis deals with. 
The emphasis has been on improving CNSR, bandwidth, and DC Voltage-Offset 
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APPENDIX 3 
APP 3.1 Effect of mismatches in the simple current source/miffor 
APP 3.2 PSPICE simulation measurements Of IC15, IC16, IC17, IcI8, as 
functions of lo, for the study of output regulation 
APP 3.3 Impedance at the 'Z' point 
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Now Vos is the difference between VBEs when the two transistors operate at the same, 
IC, VCB. 
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vos = VT log. 
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Finding this up by taking into account the two cases the positive sign when IS2>lsl, 




Ii. VA 01 VT P2 
VVIVI 
(1+'CB)X [I + OS Os + 
Tin VA PI VT PI VT P2 
Since 
Vos 
<< 1, thus, 
PI. VT 
V 
VA 01 02 VT 
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IIv 
But IXI<<I, where X=( + )±'Os PI 02 J7T 
Using the Binomial expansion with sensible approximations, thus: 
wx)-1; Zý (I-X) 
vv (1+' CB)X )±' 031 





(- +± 03 (=- + 7- ) ±, 03 )VA 01 02 VT VA 01 02 VT 
VCR v 
<< 1, therefore, But since KA 01 02 VT 
I,, IIvv 
+ )±'OS+-CB] 
01 02 VT VA 
Since that 01, and 02 are usually close it can be concluded that finally 0 is now an 







0 VT VA 
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APP 3.2 PSPICE simulation measurements of 1(.,, .,, 
IC16-) IC179 Icj8, as functions of 




ýtA 2ýtA 3ýAA 4ýiA 5ýiA 
10 
6ýtA 7pA 84A 9ýiA 10ýiA 
Figure A 3.2.1 A simulated graph Of IC 15, IC 16 versus 10 for circuit Fig. 3.1 
I. OmA-- 
(5A 101.273ýA) Ic, 8 
OA- - B 
(5A 114.11 LC-17 
-I. OmA IIi I ýLA 2ýtA 3ýLA 4ýLA 54A 64A 7ýA 84A 9ýLA 10ýLA 10 
Figure A 3.2.2 A simulated graph Of IC 17, Ic 1g versus 1() for circuit Fig. 3.1 
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10 
Figure A 3.2.3 A simulated graph Of IC 15, IC 16 versus lo for circuit Fig. 3.1 
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4) 
Figure A 3.2.4 A simulated graph Of IC 17, Ic 18 versus lo for circuit Fig. 3.1 
pA- 
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APP 3.3 Impedance at the 'T point 
This is the output impedance of Q, I in parallel with that Of Q14 and comprises two 
parts (referring to Fig. 3.1), a resistor Rz and a capacitor Cz in parallel and was 
measured using the method outlined in Chapter Three. Consider, for example, the 
case of IQ=O. ]mA. The output resistances of Q11, Q14 are these of Wilson current 
mirrors. 
21g 21Q 
-+ Rz PPVAP ONVAN 
Substituting numerical data, 
Rz-5MQ 
This compares well with the value 5.2MK2 obtained from simulation (see Fig. App 
3.3.1, below). The dB plot (with IZI measured with respect to 1 f2) shows a linear fall 
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Figure A 3.3.2 The impedance at the 'Z' point in dBs at IQ=O. I mA. 
"Cý 
Figure A 3.3.3 The phase plot at the 'Z' point at IQ=O. I mA. 
IA r 
Figure A 3.3.4 The impedance at the 'Z' point at IQ=O. 7mA. 
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Figure A 3.3.6 The phase plot at the 'Z' point in clBs at IQ=0.7mA. 
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CHAPTER 4 
Circuit Architecture Of The Basic CFOA: 
A Critical Review; Part 11 
(4.1) Introduction 
(4.2) Closed-loop output resistance 
(4.3) Closed-loop low frequency and d. c. behaviour 
(4.4) Closed-loop frequency response 
(4,5) Further observations on frequency response 




There exist many ways in which the advantages and disadvantages of the CFOA can 
be studied and understood, but the simplest, and most effective way is arguably to 
study the design of the CFOA topology. 
This chapter continues the work of chapter three by examining the closed-loop 
performance of the basic CFOA, with particular emphasis on the dynamic response. 
it also focuses on the design, performance, and advantages of the CFOA in its ability 
to provide a substantially constant closed-loop bandwidth for closed-loop voltage 
gain. Secondly, is the almost unlimited slew-rate due to class AB input stage that 
makes it superior to the VOA for video and telecommunication systems. 
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(4.2) Closed-loop output resistance 
This section considers the closed-loop output resistance RO of the CFOA, and its 





Figure 4.1 CFOA configured as a closed-loop inverting amplifier to calculate 
output resistance, R() 
By definition, 
R. = VA. 
i" 
R(, V R1; 
LI: ] LI 
ri 
Rz, I
--Op-V, j shorted for r. measurement 
and simulation 
Figure 4.2 The small-signal equivalent circuit for the calculation of CFOA 




Figure 4.3 Simplified Norton's equivalent for Fig. 4.2 
Using nodal analysis (to find V,,. /lo) with conductance instead of resistance 
etc ... 
) 
For node V.: Pý ((;,; + 9, )+ (Vý - V,, )(;,. = 





(G,, + g, + GF) 
(4.2) 
For node V.. (V, - V., )(;, - + VO W, + 9, ) + 
"Z VR- GF I+ P'O[GI. +G, +g,, ]=1,, (4.3) 
ri r,, 
Substitute equation (4.2) into (4.3), then, 
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V. GF [-&-- - 
GFI+vo[GL +GF + gol: ý: Io (GG + gi + GF) rir,, 
(4.4) 
G, GF) + GL + GF + g,, (4.5) 
(G,, g, + G. ) 
Thus for R., 
R. = 
V- 
= (4.6) 1. GF R I -(' z -GF)+GL +GF +go] (GG +gi +GF) riro 
Now rewrite this in tenns of resistances instead of conductances to make it easier to 
f0flow: 
R. (4.7) AL 
-++ 
RF ++ rir. 
RF RL RF r. 
RG ri RF 
I 
Since, in practice, (-Ez--) >> and 
ri r RF 
(4.8) 
+++ 
RF( ++ ri r* 
RL RF ro 
RG ri RF 
From previous simulation, 111RA >> (I+I+I), Thus RF( ++ rir. RL RF r. 















This is of the form typical for operational amplifiers, 
ILGI 
where, ILGI is the magnitude of the first-order expression for the low frequency loop 
gain. Normally IL(; I>>1 so Ro<<ro. This is borne out by the plot In Fig 4.4: 
The slope of Fig 4.4 at a given lo gives ro at that Io. Note that there is normally a 
small inductive component in the output impedance because of the presence of 
emitter-followers at the voltage-follower output. This, of course, does not show up in 
d. c. measurements. 
I 
with IQ=O. I mA 
4-6 
0. InA 02rrA 03nA 04ryA 0 5n-A 0.6nA 07n-A 0. &M 09nA MYA 
10 
Fig. 4.4 The plot of VO versus 1() for the basic CFOA on closed loop 
(4.3) Closed-loop low frequency and d. c. behaviour 
vo 
Figure. 4.5 General amplifier 
configuration 
Figurc. 4.6 Macro-modelling the 
circuit of Fig. 4.5 

















Figure. 4.8 Analysis-model using Norton's theorem 
to change (Rzi) to a current generator 
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Fig. 4.5 represents the most general amplifier configuration. Thus: 
For VG=-O it is a non-inverting amplifier, Vs being the input; 
for Vs=O it is an inverting amplifier, VG being the input; 
for Vs:;, 
--O, 
VG#O it is a type of differential amplifier, 
for Vs=O, RG->oc, VG-->oc, but (VG /RG) finite, it is an IN converter, 
At node V,: 
(VX - 
VS, )gi + (vx - 
VG)gG + (vx - 
VO)9F ý- 0 
-'- 
Vx[gi +9G +gF]=V09F +vSgi +vGgG (4.12) 
At node Vo: 
gF(vo -V -V + goVo + Rzgigo (Vý, S) =0 (4.13) 
V [RZgigO - 9F 
I ý-RZgigOVS - VO 190 + 9F 1 (4.14) 
x 
But, under normal conditions Rzg. & >> 9F 
S-V V [RZ9190 RZgigOv 0190 +9F1 (4.15) 
x 
Vo[go +gFl 
V;, = vs Rzgigo 
(4.16) 
Substitute for V., from equation (4.16) into equation (4.12). 
Vo [go + 9F 1](gi + gG + gF) ý-- V09F + VSgi + VGgG (4.17) [Vs - Rzgigo 
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go +9F 







=v GgG or, vo[gF + Rzgigo 
(91 + go + 9F)l S 
(gG + 9F) -v (4.19) 
(9G +9F) 9G 
(4.20) vo ýVsr 
19F +LO 
+9F 
(91 +9G +9F)l 19F + 
90 +9F 
(91 +9G +9F)l 
Rz gi go Rzggo 
Now by converting into resistance from conductances, then, 
III 
(t + -; -7) 





ro R ro R 2, ri ro +77)] 
r RF Ri RF RZ r, RG RF 







(R. +r. ) 
R. D+- czl- + -NI k RG RF 
+R [R vo s 







where, by analogy with the conventional voltage 
feedback operational amplifier, ILGI 








Having ri 2! 0 and ro ý: 0 means a reduced loop gain over that assumed in the 




An interpretation of this is obtained by making Vs=O and inserting a test current I at 
the inverting input. 






(4.26) RF I RF 
The analysis so far applies to a. c. inputs but can also apply to d. c. offset voltage. This 
is taken into account by making VG=O, and inserting Vs=Vos 
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Then, V, V,,, ( 
RF + RG) (4.27) 
RG 
The + signs take with account the uncertainty in the direction of V,.. The general 
equation (4.23), with the assumPtion ILGI>>I, leads to two familiar results: 
1. VO = VS 
(RF+ Ru) for VG; =: O (4.28) RG 
This correspond to the non-inverting mode (Fig. 10) 
2. VO = -VG 
ýL' for Vs=O (4.29) 
RG 
This correspond to the inverting mode (Fig. 11) 




Figure. 4.11 Inverting configuration representing equation (4.29) 
However, there is also another result which is obtained by Putting Vs=O, and making 
VG and RG very large, but finite, SO lin=(VG/RG). Then, 
Vo -~ -Ii. RF (4.30) 
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Figure. 4.12 (LIV) circuit configuration representing equation (4.30) 
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(4.4) Closed-loop frequency response 
The general expression for CFOA closed-looP amplifier response is, 
A(o) =- 
Ideal gain (4.31) 
El + 
LRF +rO) I+r, (-+-) 
Rz RG RF 
This is for low frequencies: to determine the frequency response we must replace 
(I/Rz) by the (1+ sCz )where s is the complex frequency variable (this assumes all Rz 
other parameters are frequency-independent: this assumption is examined, further, 





Rz RG RF 
I 
becomes, 
+ro)[-L+Sczl +rj + 




(R +r 'F ++ 
J]+(RF+ro)sCz 
I+r, ( (4.34) 
Rz,, 
O) 







RF +ro I RG RF 
P+ + r, +] I+- 






















1+ s(RF+ ro)Cz [I + r, ( RG + RF 
A 









The (-3dB) cut off frequency occurs when the coefficient of j is unity, i. e. at a 
frequency f. given by 
I 
fe = 




For the simplest case, assumed in first order treatments, ro=O, ri=O, then, 
I 
fc = 27cR,, Cz 
(4.40) 
However this is only an approximation because, even if ri is neglected (as 
ri<<RG//RF), ro cannot be neglected since it may be comparable with RF for 'low' 
values of RF. 
I 
fc = 27r(RF + rO)CZ (4.41) 
The effect of finite ri is to reduce the bandwidth to f,: '. The amount of reduction 
depends on RG (for a fixed RF) 
fc fc 11 
R c, R,, 
(4.42) 
To investigate the effect of ro a simulation SPICE test was carried out using the set-up 
in Fig. 4.13, in which RA is an added resistor and the boxed section now represents the 
modified CFOA. For this arrangement equation (4.39) should apply with ro replaced 
by (ro + RA)- 
In the test Vs=IOOgV (peak) sinusoidal signal. Fig. 4.14,4.15,4.16,4.17, show the 
frequency response for gain magnitude for values of RA (0,1500, IK92, -15092). To 
discuss these further we can re-w-rite equation (4.39) as, 
K 
fc =- (RF + ro + RA) 
where K is a constant, 
(4.43) 
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The effective value of ro can be found by substituting data from Fig. 4.14 
















Figure. 4.14 CFOA (Bandwidth - Frequency) for RAýO 





The calculated results displayed in Table 4.1 are in good agreement with the 
simulated values. 
Table 4.1 
The results suggest an area for further investigation, namely the use of a floating 
negative resistance to increase fc. The production of a floating negative resistance in 
practice is not simple but it has been done and used in the design of precision V/1 
conversion 14-1]. 
Note that RA has little effect on gain magnitude. This to be expected since ro in 
equation (4.39) only affects a small correction term in the expression for gain 
magnitude (whereas it has a direct effect on fc) 
I 
IP 
7- R(, ---500. Q 
41 
RIAK12 
(15.210 lz, 6.4dB) 
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Figure. 4.17 CFOA (Bandwidth - Frequency) for RAý -1 50f2 
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(4.5) Further observations on the closed-loop frequency response 
Since at the inverting input of the CFOA we are looking into the emitters of a 
complementary emitter-follower stage there is a small inductive component Li of 
input impedance at this terminal that has been neglected in this analysis and most 
previously published analyses. 





[i + (RF + r,, )[ + sCz + [r, + sL, ](- + Rz RG RF 
A(s) = 
A(o) 






RG RF RG 7F- 
sL'l 
For the usual case (RF+ro)<<Rz, 
(S) ; Zý 
A(O) 
(4.46) 
[I + [R, sC_, + ro sCz 11+r, + r, + sLi + sLi 
I 
RG RF Rc; RF 
By inspection this reduces to the form, 
A(o) 
A(s) = -[, +X I S+X 2 S2] 
(4.47) 
XI, X2 being parameter groupings. 
in the frequency domain, 
A(O) 
A(j(o) 
Ll+j(OXI+j2(02 X21 (4.48) 
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It is apparent that the (02 term can contribute to peaking in the frequency response 
which is observed in practice. Of course, the finite frequency response of the current 
miffors and the voltage followers, also so far ignored, complicates the matter further. 
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(4.6) Slew rate 
Rise time usually refers to the time it takes for a voltage or current to rise from 10% to 
90% of its peak value, and generally this is measured before the onset of large signal 
limiting due to slew rate. Slew rate limiting is a phenomena generally due to current 
lin-fitations feeding a key nodal capacitance and is effectively a disconnect between 
input and output. 
VD 
Figure. 4.18 Basic architecture of the voltage operational amplifier (VFOA) 
The slew rate S, is the maximum rate of change of the output voltage with time when 
a large-signal step function voltage is applied to the input terminals. The stipulation 
'largc-signal' inevitably rules out small-signal behaviour. It will be seen that slew rate 
is limited by the amount of current available to charge a dominant internal node 
capacitance included to ensure frequency stability under the closed-loop operation. 
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Consider, first, the case of VFOA shown schematically in Fig. 4.18. If VD is a large 
positive step-voltage, Q, passes the full tail current lo, so ic , j; zjo and ic2; z-, O- The current 
mirror CMI repeats i,, I, so the charging current for the Miller capacitance, Cm, 
included for closed loop frequency stability, is given by, i,, --Io. 
Hence, S, z0 (4.49) Cm 
Similarly, if vD is a large negative going step-voltage, 
& Ir- - _IO (4.50) cm 
ver 
Figure. 4.19 CFOA schematic for slew-rate discussion 
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thus, 




For the VOA type tiA741, lo; --2OgA and C; --3OpF. The resulting value of S is less than 
IV/ýts. Consider next the case of the basic CFOA, a schematic diagram of which is 
shown in Fig. 4.19. The slew rate for this configuration is sometimes quoted as being 
virtually infinite but definite limits for this do exist as the following brief discussion 
shows. D1, D2 in Fig. 4.19 model the input ernitter followers. When a large differential 
voltage VD is applied, in the direction shown, D, and Q2 tend to cut off and the 
equivalent circuit for discussing slew rate S is that of Fig. 4.20. 
Figurc. 4.20 Reduced schematic from Fig. 4.19 for a large VD 
VZ 
Q, is supplied with a step of base current, Ibi., that provides a collector current 
which can be estimated using transistor charge-control theory 14-21. 
I 
OnIbi,. [I-exp(- PJF (4.52) 
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in which: 0, =c. e. current gain of Q1 at low frequencies; TF is a transistor time-constant 
dependent on its geometry and doping levels. Actually r ; --0/(oT, (OT being the 17, 
characteristic BJT ftequency at which 10.1=1. 
The current ici is repeated by the current-miffor CMI but i. is time-related to it. The 
equation for the voltage rise at point Z is, 
Cz ýýz- + -! 
ýz- 
-- 
P. Ibi,. [I - exp(- (4.53) dt Rz On"F 





The same result is achieved for a large negative value Of VD, in which case D2 and Q, 
tend to cut off. Clearly, for the same operating current (Ibiai=lo) and capacitor, S is 
much greater for the CFOA than the VOA- Typical values for the CFOA normally 
exceed 20OWp. 
The maximum value of the slew rate is obviously achieved with the maximum i. and 
highest (OT, so any improvement over that obtained for the basic CFOA must take 
these into account, as they are in improved designs, considered in later chapters. 
Ultimately the current available from the supplies limits the slew rate and this 
depends on supply-lead inductance and resistance. 
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Summary 
This chapter continued the work of Chapter Three in making a general investigation 
and critical review into CFOA closed-loop characteristics. 
An op-amp that has a non-linear effect can cause an input referred noise and slew rate 
perfortnance degradation. This chapter looked at the theoretical Study of the slew rate 
and evaluation of the architectural differences between the conventional VOA, and 
the conventional CFOA in order to fully understand how op-amps behave 
dynamically. In the VOA, when a sinusoidal waveform is applied to the input, the 
output is expected to be a reproduction of the shape of the input signal. 
Unfortunately this is not the case due mainly to the fact that the VOA architecture 
provides inherent limitations in the slew rate. The design of the input stage of the 
VOA is a transconductance block with a classical lOng-tail Pair input. The VOA 
topology shows a compensation capacitor Cz, and high impedance node where the 
voltage gain is produced. Now the transconductance of the VOA is slew-rate limited 
due to the current available to charge or discharge Cz which is the bias current 
gb. jý=Io) of this stage. The transconductance of the VOA will obviously provide an 
output saturation level, which causes limited slew-rate capability. As a result, an 
output waveform is distorted by this effect, and the amplitude will be reduced. 
The theoretical absence of slew-rate limiting is one of the CFOA's attractive features. 
This arises from the fact that the maximum cuffent, lo, available to charge the internal 
capacitance, Cz, at the onset of a step is proportional to the step regardless of its size. 
The time constant (c ; t; Cz RF) must be constant. The slew rate of a current back op- 
amp will only be finally limited by the maximum value of the current drive into the 
base of the transistors which is set by (Ibi, ) current value. A high slew rate is obtained 
as a result of using the cur-rent, as a feedback effor signal. Slew-rate limiting is a 
major cause of high-frequency distortion in high frequency amplifiers that are 
handling the output signal levels. 
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in this chapter, the theoretical study indicates that in the CFOA, the non-saturation 
transconductance (g. ) provides a theoretically unlimited slew-rate capability so that 
the CFOA gives low distortion for large amplitude, high frequency inputs. In practice, 
the slew-rate is governed by the power-supply's ability to deliver sufficient current to 
the class-AB complementary pair, and by power dissipation in the circuit. 
The CFOA exhibits an almost constant closed-loop bandwidth for closed-loop voltage 
gains. The critical study in this chapter shows that it is necessary to set both the 
closed-loop bandwidth RF and to set the gain RG. A typical value for RF would be 
between (750 92 to 2.5 K92), as CFOA manufacturers have recommended. The results 
again show the unique feature of the CFOA design, which has made the bandwidth 
remain constant as a function of the closed-loop gain. In CFOA, the designer must be 
careful in deciding how to use a reactive feedback element (such as in the case of the 
integrator operation), because the closed loop pole must be lower in frequency than 
any reactive component poles when it is connected directly from the input to the 
output, in order to insure stability in the closed-loop operation for all gain settings. 
Otherwise, if the designers are not careful, the domain pole can be shifted too close to 
the secondary pole and oscillation might occur as a result. 
These characteristics are due to the asymmetric class-AB input stage and make the 
CFOA a very suitable amplifier for video signal processing. The theoretical 
performance of the CFOA in terms of bandwidth has been looked at and the author 
has suggested that the effect of the output impedance on the bandwidth can be further 
investigated by future researchers. 
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New Input Stages For Current Feedback 
Operational Amplifiers 
(5.1) Introduction 
(5.2) The 'Half-Circuit' concept explored 
(5.3) Common-base characteristics 
(5.4) Cuffent-mirror performance 
(5.4.1) The Modified Wilson current mirror 




This chapter considers the trade-offs involved in the design of new input stages 
intended to improve the performance of a CFOA, over that possible using an 
established input circuit configuration, with respect to three major characteristics, viz., 
Common-mode rejection ratio (CMIRR), Offset Voltage (Vos) and Slew-Rate (SR). 
For convenience in comparison, a schematic circuit of the established CFOA, 







Figure. 5.1 Schematic of established CFOA circuit 
Within the contour A, QI together with its emitter load (bias current source IQ and Q3 
may be considered to comprise an input 'half-circuit' (A) and it is this which is 
considered further. The other 'half- circuit', comprising Q2 and its emitter load and 
Q3, behaves in an identical, complementary, manner. The next section explores the 
'half-circuit' concept in some detail and the following sections deals with the current- 
n1irrors used in the half-circuit design. 
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(5.2) The 'Half-Circuit' concept explored 
The essential feature of the 'Half-circuit' concept is that in new designs there is 
miffor-symmetry about an imaginary horizontal line joining the (+) and (-) terminals 
in Fig 5.1. This means that the base-emitter voltage of similar polarity devices are 
balanced rather ihan the base-emitter voltage of opposite polarity devices, so there is a 
reduced-offset voltage. 
in the replacement for A (of Fig. 5.1) in the circuits that follow, the effect of VM is 
minimized by having IQ supplied by a cascode source referenced to the rail supplies, 
and the effect of VAN is made to appear smaller by employing a bootstrapped cascode 
transistor Q5 in the collector circuit Of Q3. Both these procedures help to increase the 
CNiRR- The slew rate is improved by supplying more base current to the base Of Q3 
via the inclusion of an emitter-follower. 
The bootstrapping technique typifies the configuration. Type I circuits are 
exemplified in Figs 5.2,5.3,5.4. In these the base of Q5 is bootstrapped to the 
inverting input, which follows the non-inverting input in nofmal CFOA operation: a 
suggested name for this is 'reverse bootstrapping. The output resistance at the 
collector Of Q5 is approximately equal to PNVAN/IQ (P being the common emitter 
current gain of Q5): the output resistance of the source supplying IQ is OPVAP/IQ so the 
common-mode rejection ratio is increased by a factorOPON. 
The offset-voltage V,,,, however, is poor in half-circuit B because of practical 
mismatch in the VBE of Q, and Q3. This is reduced in half-circuit C, in which Q1 is 
now an NPN transistor, diode-strapped. In half-circuit D, the diode-strapped 
transistor of Fig. 5.3 now functions as a normal transistor and the en-ftter-follower Q8 
makes possible an increase in the slew rate by making more current available at the 






Figure. 5.2. Half-circuit B Figure. 5.3. Half-circuit C 
+vcc_ 
Figure. 5.4. Half-circuit D Figure. 5.5. Half-circuit E 
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4 I 
Figure. 5.6. Half-circuit F Figure. 5.7. Half-circuit G 
11 
Type 2 circuits are-exemplified in Figs 5.5,5.6,5.7, in which the base of Q5 is driven 
from the non-inverting input (forward-bootstrapping'). Figs 5.6,5.7, like Fig. 5.5, 
employ emitter-followers to drive the base Of Q3 for an increased slew rate. 
In Fig. 5.7 15-2], Q, and Q3 both operate at the saine VCB (zýO), as well as the same 
collector current, to ensure a low V.. 
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(5.3) Common-base characteristics 
- i> VCIC 
A. C. current probe 
Figure. 5.8. A Common-base amplifier stage for measuring the output impedance 
Fig. 5.8 shows a common-base stage, which is useful in impedance transformation. 
The measurements presented here give an indication of the actual 0 of the BJT under 
circuit operating conditions because 1; 4) with a constant current emitter load is 
(ON + 1) 
V". 
Furthermore, the frequency response for the c-b current gain gives a IQ 
good indication of the fr of the BJT at the Ic and Vci3 used. 
Frequency 
Figure. 5.9. The output impedance of the common-base transistor for 1=0. I mA 
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LOKILý I OKI-Iz IOOKliz LOWZ I oNfl-4 50M 
From Fig. 5.9 we deduce that PNzý70 since VAN,:::: 90V and lc=O. I mA - from Fig. 5.11, fT 
; zý 3GHZ. 
0 
+VCC 
i. c. current probe 
- 
-WBt- I. Olal, 
(P 
R. 
A. C. current in lAc ol- 
t 
Figure. 5.10. A Common-base amplifier stage for measuring the bandwidth 
(2. )074(1* -3.0 148dB) 
ka - - 
kp3r 
IoKff/ RUNW, I. UIV"l lufvtv. IUUNIRV LUUIZ i(xiUb 
F)reqLwncy 
Figure. 5,11. Frequency response of the common-base stage 
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(5.4) Current-mirror performance 
By way of explaining how the various parameters of the Simple Current-Mirror, 
Wilson and Cascode Current-Mirror, Buffer Current-Mirror with Cascode output, and 
Precision (or, '6-pack) Current-Mirror are to be investigated, the Simple current will 
be used as an example: the same basic procedure was also used for all the other 
current mirrors. PSPICE software was used to investigate and to study the 
performance of each circuit. To find the DC current-transfer of the Simple Current 
Mirror it was connected in the manner shown in Fig. 5.12. 
QI 
Figure. 5.12. Determining the D. C Figure. 5.13. Determining output 
Current Transfer Ratio impedance 
The input DC current source (IBIAS) was set to 0.1 mA and the DC voltage across the 
output terminals was set to 0.7 volts: The reason for choosing 0.7 volts was that the 
collector-emitter voltage of both transistors would be approximately equal. This was 
so that the effect of the Early voltage could be ignored in finding the current transfer 
ratio. The two current probes allow for the measurement of both the input and the 
output currents. From this graphs for the DC current transfer were produced, these 
being Shown, in order, for each current mirror. To measure the output impedance of 
the current mirrors the circuit was modified, as shown in Fig. 5.13. Again, the DC 
current source (IBIAS) on the input was set to O. ImA, and AC voltage source (VAc) 
was connected at into the output of the current mirror. Also a DC voltage (VBA) was 
5-8 
S5 
connected in series to the output to insure that the voltage across the collector-emitter 
is set to IV in the case of the Simple, and Buffered Current-Mrror. With the rest of 
the current-mirrors the DC voltage (VBA) was set to 5 volts. 
IBIA 
Figure. 5.14. Determining the frequency response of the 
Simple Current Mirror 
To measure the frequency response the circuit was modified, as shown in Fig. 5.14. A 
low level AC current source (IAc) was added to the circuit in parallel with the bias 
current of O. lmA. This was set with an amplitude of 10ýA (which is 1/10 Of IBMS) 
and its frequency swept from IK-Hz to 3GHz. All measurements refer to the transistor 
types mentioned in Chapter Three, and Four. 
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+VCC 
IQ, ri o' ro IQ, ri 
Ql Vo 
VI Qj 
Figure. 5.15. Simple Current-Mirror 
0, ro 
Vo 
Figure. 5.16. Buffered Current-Nfirror 
Simple current-mirror Buffered current-mirror 
[5-31, [5-4] (Fig. 5.15) [5-31, [5-41 (Fig. 5.16) 
% 0 ý 
vo. I+ v0s 
: 




V, (Min) VBE 2VBE 
VO (Nfin) VBE VBE 
ro VAN VAN 
Q Q 
Table -ý. i unaracienniu5 ma -s'mP't; unu IM"creu %-urrenl-ivllrror 
* Here and in the subsequent Tables in this Chapter, Vos refers to the VBE mismatch 
between Q, and Q2: see, also, Appendix 5.1. 








1. OKW- - 
KFk, 799.473Y. 0) 
lzý 
IOKHz 10O Kliz LOM 104iz loo Ntl/- LOGH 
Frequency 




(I. 3513CiUk -3. 34 
loo Ntiz, LOCH7 IOGR- 
Frequency 
Figure. 5.19. Frequency response of the simple Current-Nfirror 
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(I KHz, 8 02.642KO) 
lk, 
10KIlz I OOKI lz LONMIZ IONMIZ I OONU lz I. OGllz 
Frequency 
Figure. 5.2 1. The output impedance of the Buffered Current-Mirror 
(compare with Fig. 5.18) 
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Ift4jA 2(X)pA 3(X)pA 4OOpA 5OOpA 600ýLA 7OOpA 
IQ 
I. OKW, WKWI, 10OKUlz Lftuiz 
IONI-17 I OONS17. Local-- IOCR-b 
Fm(pwncy 
Figure. 5.22. Frequency response of the Buffered Current-Mirror 
(5.4.1) The Modified Wilson current mirror 
IQ, ri 











Figure. 5.23. Cascode Current-Mrror Figure. 5.24. Modified Wilson 
Current-Mirror 
Cascode Current-Mirror Modified -Wilson Current-Mirror 
[5-31, [5-4] (Fig. 5.23) [5-31, [5-41 (Fig. 5.24) 
Iv 
+ '03 2V (1--- ±I OS 
+4vT p 
p2 VT 
V, (Min) 2VBE 2VBE 
---VO 2VBE 2VBE 
ro 
OVAN OVAN 
21 Q 21Q 






Figure. 5.25. D. C. Current transfer ratio, X, as a function of Ic for the Cascode 
Current-Mirror 
31. 0 KHz,  . 25Mf2) 
IOKIIz IOO Kllz LoNg Iz IOMHz I OO M]Hz I -OGH7 
Frequency 
Figure. 5.26. The output impedance of the Cascode Current-Mirror 
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100ýA 2(X)pA 3(X)pA 4(X)M 500M 6OOpA 700M 
IQ 
I. Olaiz I Wrilz LUN". IONIM 1()L)N2-]Z UU17 I(X_klz 
FreqwxT 
Figure. 5.27. Frequency response of the Cascode Current-Mirror 
I 
I 






(I KHz, 28.3 MQ) 
n"7 IOKH/, 1()()I <HZ I 
-ON*I/. 
1 ONM47, IMNAW7 
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fa-v l(Kil, l(x4 Q-k LoNflz I(Affz lom ftý I. OGHz IOGH 
Fmqpency 
Figure. 5.30. Frequency response of the Modified-Wilson Current-Mirror 
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100jjA 2(X)pA 300M 4OOuA 5OOpA 600pA 700M 
IQ 
(5.4.2) Multiple-output current mirror 














Figurc. 5.3 1. Pýccision (or, '6-pack') Figurc. 5.32. Multi-Output Current-Mirrot 
Current-Mirror [5-51 (An extension of Fig. 5.3 1) 
Precision (or '6-pack') Current-Mirror* Buffered Current-Mirror vvith Cascode output 
(Fig. 5.31) [5-51 (Fig. 5.36) 
Vos VOS 
2V 
T (I + 
VT 
-VI -Q&-n) 3VBE 2VBE 
Vo QAin) 
2VBE 2VBE 




IQ 21 Q Q 
Table 5-: 5 Unaractensucs oi Lnericcasion ku, U-PUCK ) ý-Urrcni-ivurror ana Builerea 
Current-Mrror with Cascode output 
* See Appendix 5.1 for derivation of X. 
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(I KHz, 57.2, 2Nt 2) 
+ 
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Frequency 
Figure. 5.3 4. The output impedance of the Precision Current-Nfirror 
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IOOpA 2(X)pA 3(X)pA 4(X)pA 5OOpA 6001A 700M 
IQ 
Lom IOIKRI IOOKYLI LONUI iom-tz IOONI-k LOGI-tz 10CH, 
Fretpnxy 
















Figure. 5.36. Buffered Current- 








Figure. 5.37. Multi-output Current-Mirror 
(A development of the circuit in Fig. 5.36) 
IOOpA 200pA 300pA 400M 500ýLA 600M 7OOpA 
k 
Figure. 5.38. D. C. Current transfer ratio, X, as a function of Ic for the Buffered 
Current-Mirror with Cascode output 
50MO 
, 25A2 N 
0- - 
1.0KHz 
(I Kf 47.731- A 2) 
's 
I OKf Iz. l(X)Kfiz, I. ON*i-/, IONH-b" loomfiz LOGliz 
Frequency 
Figure. 5.39. The output impedances of the Buffered Current-Mirror with Cascode 
output 
0- 





KH7 I 001Kff, llh", lavliz IOU417 Locl-k IOGH 
Figure. 5.40. Frequency response of the Buffered Current-Mirror with Cascode output 
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Summary 
This chapter has reviewed some newly proposed input circuits for a CFOA. Table 5.4 
shows comparative performance for the various circuits considered in Section 5.2 
using current-mirrors discussed in Section 5.4. The following chapters deal with the 
performance of complete CFOAs using some of the half-circuits dealt with in this 
chapter. Note that, for a given IQ, half-circuit A requires the minimum input d. c. bias 
current. in all the half-circuits, except A, the vertical stacking of transistors, necessary 
to improve the performance parameters, detracts from the dynamic output voltage 
swing of the CFOA because Of VBE summation. 
Also this chapter has reviewed transistor current-mirrors as they play an important 
part in CFOA designs by providing current bias, and current from the input stage of a 
the CFOA to a high impedance gain-node (Z). The importance of current-mirrors is 
recognised in this chapter, most popular current-miffors designs being compared for 
their current-mirroring accuracy, and output impedance. As far as CFOA designs are 
concerned there are two essential parameters of current-miffors that improve the 
CFOA with respect to CMRR, voltage offset, and slew rate. One of these parameters 
is the ratio, X, between the output current, 1,,,, t, and the input reference current, lin, for 
ideal current-miffors X is unity. 
The second parameter is the output resistance. BJTs in practice have finite P and 
Early voltage values and together with poor matching between devices these factors 
contribute to non-unity gain and non-infinite output resistance. 
The first and simplest of all current-mirror designs is the simple current-mirror as 
shown in Fig. 5.15. It consists of only two transistors Qi, and Q2. The reference 
current or input bias current, IQ, drives diode-connected transistor Q1. Since both 
operate at the same base-emitter voltage, VBE, the bias current is ideally copied by Q2 
as an output current, Io. Since 
0 are finite for transistors Q1, and Q2. and the 
transistors are not well matched, the value of, X, of the simple cuffent-mirror is not 
closely defined and could be either greater than, or less than, unity. In the PSPICE 
simulation graph of Fig. 5.17, X, is shown to be greater than unity. A PSPICE graph 
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of the simple current-mirror, gave an output resistance of 800 M for a drive current 
of 0.1 mA- This compares with a theoretical value of 900 kn given by the r', (= 90 V 
early voltage/0. I mA collector current) Of Q2. 
This design in Fig. 5.16 is an improved version of the simple current-mirror and 
incorporates a transistor Q3, whose emitter current supplies the base current of Q1 and 
Q2. The emitter current Of Q3 is then divided by (P +1), yielding to a much smaller 
current that has to be supplied by the bias current IQ. Thus by using Q3 as a buffer, 
transistor Q, now conducts a collector current (i. e., output) that is closer to the bias 
current value, IQ. The output resistance of the buffered current-mirror was 802 M for 
an input drive current of 0.1 mA. 
The cascode current-mirror (Fig. 5.23) consists of two simple current-n-ftrors stacked 
one on top of the other. Fig. 5.25 shows the PRICE simulation graph of, X, the 
transfer function. It is not as close to unity as those of the simple, and Buffered 
current-mirrors. Despite the cascading of the two transistors, the output impedance 
'6 x r., 
result, 2 of the circuit is not an improvement over that of the Wilson-mirror. 
The circuit shown in Fig. 5.24 is known, as the Modified Wilson current-mirror. It is a 
simple but ingenious modification of the Wilson current-niirror and was designed by 
B. Hart, and K Barker. It uses an extra diode connected transistor, Q4, to help match 
the VCB voltage values of transistors Q1 and Q2. The inclusion Of Q4 in the current 
input path does not change the negative feedback action of the circuit but by matching 
its VBF. drop to that across Q3 both transistors Q1 and Q2 Must operate with zero VCB- 
In terTns of maximising the I and output resistance, either of the Wilson current- 
n1jr-rors appear to be a good design choice. However, to improve on this design, 
virithout simply using better matched transistors, the Precision (or, '6-pack') current- 
mirror has been conceived [5-51, This shown in Fig. 5.3 1. The current transfer ratio, 
?,, transfer function is given in Appendix 5.1 but the result shown in Table 5.3, 
presents an interesting situation. The transistors Q1 and Q2 should match so that L, 
copies 1,2 and the reciprocal of the 0 values 03 and 04 should ideally cancel. Although 
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complete cancellation is unlikely at least their 0 values should be closely matched for 
given current input. The PSPICE simulation graph for the Output resistance is shown 
in Fig. 5.33 as almost 60 Iýffl, which is closer to OrCE than O(rcE/2). 
The Buffered current-tnirror with cascode output shown in Fig. 5.36 is the last of the 
popular current mirror architectures to be discussed. This is a development of the 
Buffered current-mirror. The output resistance of the Buffered current-mirror with 
cascode output is not that of a single transistor collector impedance, rce like that of the 
simple and Buffered current-mirrors. The PSPICE simulation graph of the output 
resistance is shown in Fig. 5.39 as almost a 50 W2, which is larger than that of the 
Wilson, Cascode, and Modified Wilson current-mirrors. 
in conclusion, Table 5.4 compares the performance of the various half circuit, using 
the current-mirrors, with respect to CN1RR, offset voltage and slew-rate. 
IMPROVED PARAMETER 







i ame : )., 4. riair-circuit perionnance companson 
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APPENDIX 5 
APP 5.1 The d. c. current transfer-ratio of the '6-pack' Current-Mirror 
APP 5.2 The BJT model used 
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APP 5.1 The d. c. current transfer-ratio, X, of the 16-pacW of Current-Mirror 
Fig. A. 5.1 is a redrawn and relabelled of Fig. 5.31. 
IIIi 
1.6=-(n+l)(I+-i)l 
4W16 + 1) a 
Q6 lout=I=IC3 
nl 1,66 (n ++ IE6 (n +a 
a cc 
Q3 Q4 
IB4 = nl IB3 
nI 'E4 
cl = -_ 
IE5 =1 (ti + 1) 
aß l% 
Q5 IE3 IC2 
cc 
Ql 
nI I IBI =- IR2 = 
ap VBE CCP 
Figure A 5.1 
1c, (of transistor Qj) = Is, exp (VBE/VT) 
IC2 (of transistor Q2) = IS2 exp (VBE/VT) 
IC, 
= 
is-, Therefore I Cl 
I 
Sl 'C2 
'C2 IS2 'S2 
I 
Let (')=n IS2 




nI +I- (I + n)(1 + by Kirchofr s Current Law 0(06+1) 
But, 
Therefore, li. = nl +I I+n)(2+ 
I 
0(06+1) 0 





(I + n)(2 + 
lout I 




MSUnling (P6+1)ýý P6 and P>>I, 
... 
I., =111- 1-1 
+ 
2(l + n) 
PO 
6 
The term in the denominator is small compared -, Nith unity, at this stage we can use 
the binomial expansion and retain the first two terms only. 
Out 
1 2(l + n) 
I i" 
~- n 00 6 
if n=1 (precisely) the equation mentioned above gives 
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pt; [1- 00 
6 
This equation can be further reduced to, 
I out pt: 
I 2(l + n) 
I in np 
for n#1, butP6"": 
P, 
We can now express n in terms of the offset voltage. This is the difference in VBES 
when the devices are operated at the same collector currents IR. 





nd, BE. 2 
V 
'S2 




or, in another words, exp( ISI VT 
I11v 
If (s2) (-- ), Then (-- )= exp( "s 
IS] nn VT 
For n--1 (precisely), then Vos=zero: for n close to unity, VOs<<VT. Hence, we can 
expand the exponential, and use only for the first two terms. 
(1) ~- [i (VOS n VT 
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However, since in n we can have n<1 or n>l, we should write it as: 
v 
70-S VT 
Note that Vos is expressed as a magnitude only in data sheets. 
v4 
VT 006 






Or, in the case Of 06 =0; 
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Figure A 5.2 
This is a hybrid (7c) small-signal model for the BJT 
C, =: sum of depletion and diffusion 
capacitances associated with the emitter-base 
junction (-2pF) 
r,, = base bulk resistance (usually 50fl->30092) 
rc. 
C 
C,, = depletion capacitance of reverse biased 
C-B junction (-0.2pF->3pF) 
C,,, Cý,, and r, have almost no effect on the amplification at low frequencies but reduce 











(1) 0) pI (I)T-> (logio scale) 
Figure A 5.3 
fT =-9. 
2; r(C,, + Cj) 
For the complementaiy bipolar XFCB PSpice model 
BJT Type NPN PNP 
cic=cl., 7xlO-14F 7x 10-1 FF-- 
CJE=C,, 5.7x 10-14F 4.8xlO-14F 
A VA (NO 90 23 
Table 5.5 XFUB main PSpice parameter model 
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CHAPTER 6 
Current feedback operation amplifier 
designs using bootstrapping 
(6.1) Introduction 
(6.2) Reverse bootstrapping 
(6.2.1) Performance with half-circuit B 
(6.2.2) Performance with half-circuit C 
(6.2.3) Performance with half-circuit D 
(6.3) Forward bootstrapping 
(6.3.1) Performance with half-circuit E 
(6.3.2) Performance with half-circuit F 
(6.3.3) Performance with half-circuit G 
(6.3.3. A) Performance with half-circuit G (1) 
(6.3.3. B) Performance with half-circuit G (11) 
(6.4) CFOA employing both the reverse and forward bootstrapping 
(6.4.1) Type I CFOA performance 
(6.4.2) Type 2 CFOA performance 
(6.4.3) Type 3 CFOA performance 
(6.4.4) Type 4 CFOA performance 
(6.4.5) Type 5 CFOA performance 
(6.4.6) Type 6 CFOA performance 




This chapter considers the design of CFOAs that incorporate new input circuits. The 
first six of these were introduced in Chapter Five; those that follow are variations of 
them. 
The new CFOA designs exhibit a low DC offset-voltage, wide bandwidth, high 
CNIRR and improved gain accuracy, enabling them to be used in applications 
requiring variable closed-lool? gains with constant bandwidth, such as in automatic- 
gain-control, video, graphics and multimedia applications. 
The performance of each new CFOA is compared with that of the basic one shown in 
Fig. 3.1. OrCAD PSpice was used to verify the operation and performance of the 
circuits. The technology used in the simulation was the complementary bipolar 
, XFCB process of 
Analog Devices, Santa Clara, California. 
in all the new designs, unless otherwise indicated, the main current biasing circuitry is 
the same as that used in Fig 6.1: Furthermore, all simulation measurements refer to 
IQ=0.2mA, Vccý= ±5V, at room temperature (27'C). 
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(6.2) Reverse bootstrapping 
(6.2.1) Performance with half-circuit B 
in Fig. 6.1, the buffered current rnirrors, (97+Q8+99+QI7+921) and 
(Q5+Q6+QIO+QI8+Q26) are supplied with a common input current, IQ, via the resistor 
RQ. Since the section of the two buffered mirrors is the same, only one is considered 
here, (Q7+Q8+Q5+QI7+Q2, ). The Output from Q7 supplies the cascode transistor Q11 
with the emitter current for Q1. The base bias voltage for Q11 is provided by the 
voltage drop across the series connected and diode-strapped transistors Q15, Q13 the 
biasing current for which is supplied by an Output Of Q18 in the other buffered current- 
mirTor. The cascading Of Q7 ensures greater constancy in the emitter current of Q, as 
the input voltage changes: it results in a better CMRR and less variation of 
incremental input resistance over the input voltage range. The output from Q17 
supplies current for the bias circuitry of cascode transistor Q12 and the output from 
Q21 supplies biasing current for Q22, Q23 connected to the base of cascode transistor 
Q19 in the reverse-bootstrapping scheme [6-11. 
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Figure 6.2 CMRR-Frequency 
Figure 6.3 AC gain accuracy - Frequency 
I OIQ-k 66.089dB) Cl OA halfdmit B 
Cbrwmfional cFoA (I 51.398cfB) 
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Figure 6.4 Frequency responses for unity closed-loop gain 
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Figure 6.5 Transient response 
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Figure 6.6 Input impedance-frequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 









OKI-1z, 87.1590 ) CFOA half circuit B 
The Conventional "A (I OKI-1z, 68.727Q) 
I OKH/. I Mliz I OOMH/. 
Frequency 
Figure 6.7 Input impedances (inverting)-Frequency 
IOGH/ 
CONVENTIONAL CFOA (5.1) CFOA half circuit B 
(Fig 6.1) 
CMRR 51.4dB 66.1 dB 
Bandwidth 55.7MHz 54.4MHz 
Inverting input resistance 
(at OV d. c. input) 
68.792 87.292 
No -inverting 
buffer input resistance 
(at OV d. c. input) 
2.3MQ 5.7MK2 
AC gain error 
(Unity gain, Vin =IV pp) 
3.7mV 13.6mV 
Input offset voltage (at OV d. c. input) ±20.6mV ±24.45mV 




Input dynamic range -3V, +3V -2.6V, +2.4V 
Table 6.1 Characteristics ot the Uonventional and the improved CFOA half-circuit B 
Discussion: 
The CMRR in CFOA half-circuit B has been increased, to about 66. ldB (in the 
conventional CFOA it is 51.4dB). This increase come as a direct result of the analysis 
in Chapter Three (section 3.7). However the improvement in the CMRR has been 
achieved at the expense of a reduction 
in slew-rate performance and input dynamic 
irange. 
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(6.2.2) Performance with half-circuit C 
The circuit diagram of CFOA half-circuit C is shown in Fig. 6.8, and should be 
compared with the half-circuit B shown in Fig. 6.1. A significant difference between 
the two input circuits of the CFOAs are the use of NPN transistors for both Q1 and Q3. 
and the application of the input signal to the emitter of Q, rather than its base. 
Similarly, Q27 Q4 are both PNP transistors and the input applied to the emitter Of Q2 
rather than its base. Furthermore, Q1, Q2 are now strapped to operate as diodes. From 
Fig. 6.8, it follows that the DC voltage difference from the (+) to (-) is first increased 
(decreased) by VBEQI (by VBEQ2), and then decreased (increased) by VBEQ3 (VBEQ4) 
[6-21, that is 
Voýýj VBEQI- VBEQ31ý1 VBEQ2- VBEQ41 (6.1) 
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Figure 6.8 Circuit diagram of a CFOA half-circuit C 
Because the matching between the same-type transistors (NPN or PNP) is good, a 
better Vos can be achieved. 
l= 
FnqLaxy 
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Figure 6.10 AC gain accuracy - Frequency 
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Figure 6.11 Frequency responses for unity closed-loop gain 
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Figure 6.13 Input impedance-ftequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 
I 
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Figure 6.14 Input impedance (inverting)-Frequency 
CONVENTIONAL CFOA (5.1) CFOA half circuit C 
(Fig 6.8) 
CMRR 51.4dB 96.4dB 
Bandwidth 55.7MHz 57.3MHz 
Inverting input resistance 68.7K2 73.5Q 
(at OV d. c. input) 
No -inverting 
buffer input resistance 2.3MQ 3,8MK2 
(at OV d. c. input) 
AC gain error 3.7mV 14.2mV 
(Unity gain, Vin =IV pp) 
Input offset voltage (at OV d. c. input) ±20.6mV +15.3mV 
Slew rates SR+ =569.6V/ps SR+ =385,8V/ýts 
SR- ý4541V/p SR- =252.9V/ýts 
L: _:::::: _1_nput =dynarmr ic range ýp -3V, +3V -2.4V, +2.3V 
__ -. Table 6.2 Characteristics of the Conventional and the improved 
CFOA with half-circuit C 
Discussion: 
In Fig. 6.1 the problem of having to match NPN transistors Q2, and Q3, to PNP 
transistors Q1, and Q4, can be reduced by including the diode connected transistors Q, 
(NPN), and Q2 (PNP). Thus, Table 6.2 and Table 6.1 show that the DC offset-voltage 
sjgnificantly reduced in the 
CFOA half-circuit C to ±15.3mV from the larger is 
±24.45MV, ±20.6mV of the CFOA half-circuit B, and the conventional CFOA, 
respectively. However, of greater 
importance is the dramatic increase in CMRR. 
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(6.2.3) Performance with half-circuit D 
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Figure 6.16 CMRR-Frequency 
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Figure 6.18 Frequency responses for unity closed-loop gain 
ThIr 
Figure 6.19 Transient response 
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Figure 6.21 Input impedance (inverting)-Frequency 
6-13 
CONVENTIONAL CFOA (5.1) OA half circuit D 
(Fig 6.15) 
CNIRR 51.4dB 95dB 
Bandwidth 55.7NIHz 57.6NlHz 
Inverting input resistance 
(at OV d. c. input) 
68.792 71.792 
Non-inverting buffer input resistance 
(at OV d. c. input) 
2.3NM 3.7NM 
AC gain error 
(Unity gain, Vin =1V pp) 
3.7mV 14.2mV 
Input offset voltage (at OV d. c. input) ±20.6mV ±11.5mV 




iL ame u.. i auLuiibLiub oi Liie tunveniionai ana ine improvect 
CFOA with half-circuit D 
Discussion: 
Comparing the entries in Table 6.3 with these in Table 6.2 justifies the inclusion of 
eniitter-follower drive (via Q13, Q14 in Fig. 6.15) to increase Slew rate. Curiously, for 
some unexplained reason, SR- only increases marginally. Apart from that, the 
parameters for half-circuits C and D are virtually the same, through input dynamic 
range for half-circuit D is reduced because of the added VBE drop Of Q13. 
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(6.3) Forward bootstrapping 
(6.3.1) Performance with half-circuit E 
The biasing scheme in that used in previous designs but the cascode transistors for Q3, 
Q4 do not, of course, require the bias currents necessary for reverse bootstrapping. 
Frequerxy 
Figure 6.23 CMRR-Frequency 
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Figure 6.22 Circuit diagram of a CFOA with half-circuit E 
IKW IOKH7, Imiz. looNft loca-tz 
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Figure 6.25 Frequency responses for unity closed-loop gain 
Time 
Figure 6.26 Transient response 
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1 R-17, IOKIIZ I Nflz looNft loctiz 
os 1 Ons 20ps 30ns 40ns 
Rupary 
Figure 6.27 Input impedance-frequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 
Figure 6.28 Input impedance (inverting)-Frequency 
6-17 
11<14Z 101<lk imiz lOOX4iz I Oct-lz 
lEit IOIKI-k INfk looNft locuk 
CONVENTIONAL CFOA (5.1) CFOA. half circuit E 
(Fig 6.22) 
CM[RR 51.4dB 90. ldB 
Bandwidth 55.7NlHz 55.2NlHz 
Inverting input resistance 
(at OV d. c. input) 
68.7fl 74. IK2 
Non -inverting buffer input resistance (at OV d. c. input) 
23M92 1.9MK2 
AC gain error 
ýAain, Vin = IV pp) DLty 
3.7mV 1.1mv 
. Input offset voltage (at OV d. c. input) ±20.6mV ±3.45mV 




input dynanuc range -3V, +3V -2.4V, +2.3V 
Table 6.4 Characteristics of the Conventional and the improved 
CFOA with half-circuit E 
Discussion: 
The AC gain-error, and the offset-voltage improvement in half-circuit E is mainly due 
to the close matching between the NPN transistors Q1, Q3, Q11, and Q22, and similarly 
between the PNP transistors Q2. Q4, Q12, Q23. 
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(6.3.2) Performance with half-circuit F 
C 
0 ce 
This differs from half-circuit E in that Q11, Q12 now ftinction as emitter-follower 
transistors rather than diodes 
FreqLKmy 
Figure 6.30 CMRR-Frequency 
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Figure 6.29 Circuit diagram of a CFOA with half-circuit F 
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Figure 6.32 Frequency responses for unity closed-loop gain 
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Figure 6.33 Transient response 
30ns 40ns 
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Figure 6.34 Input impedance-frequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 
Frequency 
Figure 6.35 Input impedance (inverting)-Frequency 
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IKHz IOKHZ I fvu-u, lk"PVIW, luutiz 
CONVENTIONAL CFOA (6.1) CFOA half circuit F 
(Fig 6.29) 
CMR, R 51.4dB 90.2dB 
Bandwidth 55.7MHz 55.4MHz 
Inverting input resistance 68.7K2 72AQ 
(at OV d. c. input) 
No i-inverting buffer input resistance 2.3MK2 1.9mK2 
(at OV d. c. input) 
AC gain error 3.7mV 1.1 mv 
(Unity gain, Vin =IV pp) 
Input offset voltage (at OV d. c. input) ±20.6mV ±2.95mV 
Slew rates SR+ =569.6V/ps SR+ =564.8V/p 
SR- =454.2V/ps SR- =430.5V/ps 
input dynamic range -3V, +3V -2.4V, +2.3V 
Table 6.5 Characteristics of the Conventional and the improved 
CFOA with half-circuit F 
Discussion: 
Compared with half-circuit E, all that has improved is the slew rate which is due to 
the use of emitter-follower drive for the bases Of Q3, Q4. 
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(6.3.3) Performance with half-circuit G 
(6.3.3. A) Performance with half-circuit G (1) 
Circuit biasing is the same as used previously for half-circuit E, F. 
I- 00 
PC 
Figure 6.37 CMRR-Frequency 
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Figure 6.36 Circuit diagram of a CFOA with half-circuit G (1) 
im 101<lk imiz looNtlz IOGHz 




_lot- IKHz IOKHz I Nffi/. WOW/ IOGHz 
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Figure 6.39 Frequency responses for unity closed-loop gain 
Figure 6.40 Transient response 
(56.746MFiz, -3.0332dB) 
CFOA half circuit G (1) 
(55.09OM-14 -3.03 ; 2dB) llýe Conventional CFOA 
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Figure 6.41 Input impedance-tirequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 
Freqwacy 
Figure 6.42 Input impedance (inverting)-Frequency 
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im IOKHZ INIHIZ 10ONflz MHz 
CONVENTIONAL CFOA [6.1] CFOAhalfcircuit 
G (1) (Fig 6.36) 
CMRR 51.4dB 94.6dB 
Bandwidth 5 5.7NMz 56.7MHz 
Inverting input resistance 
(at OV d. c. input) 
68.70 67.392 
Non-inverting buffer input resistance 
at OV d. c. input) 
2.3ME2 3.2M92 
AC gain error 
(Unity gain, Vin =IV pp) 
3.7mV 1.2mV 
-fn--put offset voltage (at OV d. c. input) ±20.6mV ±3.1 mV 




Input dynamic range -3V, +3V -2.1 V, +2.1 V 
Table 6.6 Characteristics of the Conventional and the improved 
CFOA with half-circuit G (1) 
Discussion: 
The slew rate of the CFOA with half-circuit G (1) is increased dramatically to SR+ 
=900. gV/ps, and SR- =570.4V/ps, in comparison with the CFOA half-Circuit F 
where SR+ =564.8V/p, and SR- =430.5V/ps. The reason for this is the use of 
ernitter-followers to drive the base Of Q25, and Q26 as well as Q3, Q4. The addition of 
transistors Q23, and Q24 causes a decrease in input dynarnic range. 
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(6.3.3. B) Performance with half-circuit G (11) 
This scheme does not use the biasing arrangement described for pervious CFOAs. 




Figure 6.43 Circuit diagram of a CFOA with half-circuit G (11) 
The dotted contour, b, encloses a current-transfer cell (described in Chapter 5) which 
is replicated three times, in NPN form, in the input stage. A similar PNP cell also 
replicated three times in the design. The output stage of the CFOA is conventional. 
The mirror-symmetry of the Input stage about an imaginary horizontal line joining the 
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Figure 6.45 AC gain accuracy - Frequency 
(I OKHz, 92.778dB) C FOA half circuit G (11) 
(I OKH4 51.398dB)'Ilie I rvcnlonal CFOA 
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Figure 6.46 Frequency responses for unity closed-loop gain 
2. OV- 
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Figure 6.47 transient response 
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Figure 6.48 Input impedance-frequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 
40ns 
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IM-- 1OKfi/. Imiz IOON§iz IOGH/ 
Figure 6.49 Input impedance (inverting)-Frequency 
CONVENTIONAL CFOA (5.1) CFOA half circuit 
G (11) (Fig 6.43) 
CMRR 51.4dB 92.8dB 
Bandwidth 55.7MHz 61.6MHz 
Inverting input resistmce 
(at OV d. c. input) 
68.7f2 62.992 
-Wo-n--inverting buffer input resistance 
OV d. c. input) 
2.3MK2 2.9MK2 
AC gain error 
(Unity gain, Vin ýIV pp) 
3.7mV 1.1mv 
Input offset voltage (at OV d. c. input) ±20.6mV -+0.75mV 




Input dynamic range -3V, +3V -2V, +2V 
Table 6. -/ Uharacteristics ot the Uonventional and the improved 
CFOA with half-circuit G (11) 
Discussion: 
In the current-transfer cell, Q5 and Q6 both operate at the same VCB (t5O), as well as 
the sarne collector current, and since this current-transfer cell has been repeated 
throughout the architecture of the CFOA it ensures a very low Vs. 
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IKJI/ IOKH/, I Nui/. IOONI-17 locRiz 
(6.4) CFOA employing both the reverse and forward bootstrapping 
(6.4.1) Type I CFOA performance 
The new type of CFOA, shown in Fig. 6.50, combines the high CMRR feature of 
circuit C, in Fig. 6.8, with the 
high bandwidth feature of the circuit G (11) in Fig. 6.43, 
The input circuit is that of half-circuit E. 
ni ý. W 
Frequency 
Figure 6.51 CMRR-Frequency 
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Figure 6.50 Circuit diagram of Type I CFOA 
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Figure 6.52 AC gain accuracy - Frequency 
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Figure 6.53 Frequency responses for unity closed-loop gain 
Figure 6.54 transient response 
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Figure 6.55 Input Impedance-frequency for the CFOAs, each configured as a 
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Figure 6.56 Input impedance (inverting)-Frequency 
(I OKI-I/, 75.8270) CFOA I 
Can CFOA (I OKHz, 68.7270) 
I OGHz, 
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CONVENTIONAL CFOA (5.1) Type I CFOA 
(Fig 6.50) 
CMRR 51.4dB 98.1 d13 
Bandwidth 55.7MHz 58.5NMz 
Inverting input resistance 
(at OV d. c. input) 
68.70 75.892 
Non-inverting buffer input resistance 
(at OV d. c. input) 
2.3MKI 3.3MK2 
AC gain error 
(Unity gain, Vin =IV pp) 
3.7mV 14.2mV 
Input offset voltage (at OV d. c. input) ±20.6mV ±10.25mV 
Slew rates SR+ =569.6V/ps 
SR- =454.2V/ps 
-TR+ 
=3 3 5.1 V/Ps 
SR- =234.8V/ýts 
.I ame o. zs t-naractenstics ot tne uonventional and Type I CFOA 
Discussion: 
In Fig. 6.50, the Type I CFOA illustrates a new architecture for the CFOA based on a 
combination of two previously reported designs described earlier in this Chapter. 
Comparative simulation results (Table 6.8) for the conventional and Type I CFOA, 
show a 47dB improvement in CMRR making this CFOA the best circuit for CM[RR 
so far in this chapter. 
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(6.4.2) Type 2 CFOA performance 
This resembles the CFOA with half-circuit E, but the input biasing is different and 
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Figure 6.58 CMRR-Frequency 
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Figure 6.61 Transient response 
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Figure 6.60 Frequency responses for unity closed-loop gain 
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Figure 0 02 Input impedance fiequency I'M the CFOAs, each configured as a 
non-inver-ting unity gain amplifier 
Frrqtwncy 
I-igure 6 63 Input impedance (inverting)- Frequency comparisons 
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I Kliz I OKJ I/ I Ns i/. I(X)MFI/. I OGFI/, 
II OKI i/ I No I/ I Wmiz I OGI-lz 
CONVENTIONAL CFOA (5.1) Type 2 CFOA 
(Fig 6.57) 
CMRR 51.4dB 91dB 
Bandwidth 55.7MHz 57.2 
Inverting input resistance 
(at OV d. c. input) 
68.7f2 80.3f2 
Non-inverting buffer input resistance 
at OV d. c. input) 
2.3Mf2 2Mf2 
AC gain error 
(Unity gain, Vin =IV pp) 
3.7mV 13.7mV 
input offset voltage (at OV d. c. input) ±20.6mV +1 ImV 




input dynamic range -3V, +3V -2.4V, +2.3V 
Table 6.9 Characteristics of the Conventional and Type 2 CFOA 
Discussion: 
CFOA Type 2 show a better performance compared to CFOA half-circuit E: this is 
mainly to the biasing scheme that is used. 
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(6.4.3) Type 3 CFOA performance 
This resembles Type 1, type 2 expect for current biasing scheme. 
Figure 6.65 CMRR-Frequency 
6-39 
Figure 6.64 Circuit diagram of Type 3 CFOA 
IOKHz IMHz looNffiz MHz 
Frequency 
Figure 6.66 AC gain accuracy - Frequency 
10 
Figure 6.67 Frequency responses for unity closed-loop gain 
2-OV 
ov 
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Time 
Figure 6.68 Transient response 
'I'lw Convatioml I TOA 
CI PA type 3 
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Figure 6.69 Input impedance-frequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 
Flmquoxy 
Figure 6.70 Input impedance (inverting)-Frequency 
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IM IOKHZ IN" 10(miz locuk 
CONVENTIONAL CFOA (5.1) Type 3 CFOA 
(Fig 6.64) 
CMRR 51.4dB 97.3dB 
Bandwidth 55.7NMz 60.1 MfE_ 
Inverting input resistance 
(at OV d. c. input) 
68.792 70.3f2 
Non-inverting buffer input resistance 
(at OV d c. input) 
2.3M(2 3ME2 
AC gain error 
(unity gain, Vin =IV pp) 
3.7mV 15.8mV 
Input offset voltage (at OV d. c. input) ±20.6mV ±13.75mV 




-Input dynamic range -3V, +3V -2.1 V, +2.1 V 
Table 6.1 U týnaractenstics ot tne Uonventional and Type 3 CFOA 
Discussion: 
The Type 3 CFOA has the wider bandwidth than the Type 2 CFOA. The CM[RR in 
the Type 3 is 97.3dB, which is 6dB better than Type 2. The majority of the 
characteristics of Type 3 CFOA are significantly better than those of Type 2, with the 
exception of input offset-voltage, and the dynamic range. 
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(6.4.4) Type 4 CFOA performance 
Type 4 CFOA, shown in Fig. 6.71 is a variation of G (1). 
14( 
loc 
.. -' 5C 
40t-- 
I KH/ IOKHz I Nfflz loomiz IOGflz 
Frequency 
Figure 6.72 CMRR-Frequency 
(IOKH/, 90. 785dB) CFOA type 4 
Y (I O! Tt 
r- I 
51.398dB) l1w ConvcntKxW C FOA 
I 
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Figure 6.73 AC gain accuracy - Frequency 
Freqnvicy 
Figure 6.74 Frequency responses for unity closed-loop gain 
Figure 6.75 Transient response 
1 OKI Iz, 1.0142V)( FOA type 4 
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Figure 6.76 Input impedance-frequency for the CFOAs, each configured as a 
non-inverting unity gam amplifier 
Frequmey 
Figure 6.77 Input impedance (inverting)-Frequency 
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IKFIZ I UY%M INM IUUNIIZ IUJUV_ 
CONVENTIONAL CFOA (5.1) Type 4 CFOA 
(Fig 6.7 1) 
CMRR 51.4dB 96.7dB 
Bandwidth 55.7MHz 59,9MHz 
Inverting input resistance 
(at OV d. c. input) 
68.7Q 68.8f2 
Non-inverting buffer input resistance 
(at OV d. c. input) 
2.3Mn 3AM92 
AC gain error 
(Unity gain, Vin =IV pp) 
3.7mV 14.2mV 
Input offset voltage (at OV d. c. input) ±20.6mV +9.25mV 
Slew rates SR+ =569.6V/ps 
SR- =454.2V/4s 
SR+ =650.1 V/Ps 
SR- =467.2V/ps 
Input dynamic range -3V, +3V -2V, +2V 
Table 6.11 Characteristics of the Conventional and TvDe 4 CFOA 
Discussion: 
There is only a marginal improvement in CMRR and bandwidth of this circuit 
compared with the CFOA with half-circuit G (1). However, the AC gain error, input 
offset-voltage and slew rate are significantly worse. 
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(6.4.5) Type 5 CFOA performance 
Fig. 6.77 shows the circuit of the CFOA Type5. It is merely a small variation of Type 
4. it differs from it in that collector of transistor Q47 is disconnected from +Vcc and 
connected it to the base of transistor Q36- Similarly the collector Of Q49 is connected to 
the base of transistor Q39. 
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Figure 6.78 CMRR-Frequency 
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Figure 6.80 Frequency responses for unity closed-loop gain 
locliz, 
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Figure 6.81 transient response 
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Figure 6.82 Input impedance-frequency for the CFOAs, each configured as a 
non-inverting unity gain amplifier 
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Figure 6.83 Input impedance (inverting)-Frequency 
CONVENTIONAL CFOA (5.1) Type 5 CFOA 
(Fig 6.78) 
CMRR 51.4dB 96.1 dB 
Bandwidth 55.7MHz 65.1 MHz 
ýInverfing input resistance 
(at OV d. c. input) 
68.792 68.892 
Non-inverting buffer input resistance 
(at OV d. c. 
___ 
2.3Mf2 3.3ME2 
AC gain error 
(Unity gain, Vin ýIV pp) _ 
3.7mV 14.1 mV 




Slew rates SR+ =569.6V/ps 
SR- =454.2V/ýis 
SR+ =673.4V/ps 
SR- =48 1.1 V/ps 
Input ýdynamic range -3V, +3V -2V, +2V 
Table 6.12 Characteristics ot the conventional and Type 5 CFOA 
Discussion: 
Compared with the Type 4 CFOA this modified circuit increases the slew rate 
marginally, and the frequency response, without affecting the offset voltage too much. 
The reason for this is that the transient collector current of transistor Q47 is now used 
to drive harder the current-mirror Q-34, Q35, Q36. Similarly, the transient collector 
current of transistor Q49 is now used to 
drive harder the current-mirror Q37, Q38, Q39. 
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IOKH/ IMHIZ IOONTLI IOGH/ 
Frequenq 
(6.4.6) Type 6 CFOA performance 
This scheme is a variation of a CFOA with G (11) input stage and biasing. The only 
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Figure 6.87 Frequency responses for unity closed-loop gain 
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Figure 6.88 Transient response 
40ns 
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Figure 6.89 Input impedance-frequency for the CFOAs, each configured as a 
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Figure 6.90 Input impedance (inverting)-Frequency 
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IKHZ lolak IN+k looNfk IOGHz 
CONVENTIONAL CFOA. (5.1) Type 6F 
(Fig. 6.84) 
CMRR 51.4dB, 95.9dB 
Bandwidth 55.7MHz 61.3NMz 
Inverting input resistance 
(at OV d. c. input) 
68.7f2 62.1 Q 
Non-inverting buffer input resistance 
(at OV d. c. input) 
2.3MKI 3Mf2 
AC gain error 
(Unity yain, Vin =IV pp) 
3.7mV 15.7mV 
-fn--put offset voltage (at OV d. c. input) ±20.6mV ±14mV 




Input dynamic range -3V, +3V -2V, +2V 
Table 6.13 Characteristics of the conventional and Type 6 CFOA 
Discussion: 
The marginal increases in CMRR and bandwidth compared with the CFOA with half 
circuit G (11) are obtained at the expense of a much larger AC gain error, offset- 
voltage and reduction in slew rate. 
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(6.4.7) Type 7 CFOA performance 
Type 7 CFOA (Fig, 6.9 1) shows a number of improvements on the circuit of Fig. 5.1. 
These are included to reduce gain-error, reduce offset voltage and improve 
bandwidth. The circuit includes two biasing resistors RQ1, RQ2, instead of one: this is 
for flexibility in design. The resistor RQI, which can be externally connected for user- 
choice, determines the operating current, LQI: the emitter followers Q9, Qjo reduce the 
finite-0 error in the current mirrors of which they form a part. Resistor RQ2 supplies 
Current IQ2 (: P, -IQ]) to the diode-connected transistors Q]7/QI9, Q18/Q2o and thus 
provides a d. c. bias voltage to cascode transistors QII /Q39/Q37 and QI 2/Q40/Q38 that are 
included to increase the collector output resistances of the transistors with which they 
are associated (Q]I/Q33/Q35 and Q12/Q34/Q36). This increase in output resistance 
contributes to gain accuracy and linearity. 
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Figure 6.91 Circuit diagram of Type 7 CFOA 
The choice of operating current for IQ2 (0.7mA) was, to some extent, arbitrary, being a 
compromise between a low value for reduced circuit dissipation 16-31, and higher 




Figure 6.92 CMRR-Frequency 
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Figure 6.93 AC gain accuracy - Frequency 
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Figure 6.94 Frequency responses for unity closed-loop gain 
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Figure 6.96 Input impedance-frequency for the CFOAs, each configured as a 




Figure 6.97 Input Resistances (inverting)-Frequency comparisons 
CONVENTIONAL CFOA (5.1) Type 7 CFOA 
(Fig. 6.91) 
----CMkR 51.4dB 85.7dB 
Bandwidth 5 5.7MHz 163.2MHz 
Inverting input resistance 68.7K2 113.792 
(at OV d. c. input) 
Non-inverting buffer input resistance 2.3MK2 3.5MK2 
(at OV d. c. input) 
AC gain error 3.7mV 1MV 
(Unity gain, Vin ýIV pp) 
Input offset voltage (at OV d. c. input) ±20.6mV ±3.25mV 
Slew rates SR+ =569.6V/ps SR+ =500.7V/ýts 
SR- =454.2V/ýis SR- =468.1 V/ps 
Input dynamic range -3V, +3V -I. qV, +I. qV 
Table 6.14 Cliaractenstics ot tne conventional and Type 7 CFOA 
Discussion. 
The Comparative performance of al-I the CFOAs discussed in this Chapter is 
summarized in table 6.14. Of particular note are the increased bandwidth, and the 
increased value of the inverting input resistance, which is due to the choice made for 
this circuit biasing scheme and operation at two different biasing levels for the 
currents IQi (0.2mA) and IQ2 (0.7mA). 
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SR+ G G 6 D 5 4 F 7 B C 3 E 1 2 




Vos G F G 7 E 5 4 1 2 D 3 
6 C 13 
(11) (1) 
- - 
RiNo 6 G 
-G 4 5 3 D F C E 1 2 B 7 
--- - -------- RIN(+) B 
-C D 7 4 5 1 G 6 3 G 2 F E 
BW 5 G 6 3 4 
1 D C 2 G F E B 
A. C 7 G E F G B 
2 5 4 1 D C 6 3 
GAIN 
ERROR 
---------- =- : -: 7 DýýNANUC B 





F G 2 B C D G 3 1 6 4 5 7 
TRANSISTOR B 
D E F G G 1 2 3 4 5 6 7 
COUNT 
(1) (11) 
38 38 40 34 34 38 42 44 38 42 48 48 46 48 
Table 6.14 Comparison of UFUA performance parameters 
*A letter stands for half-circuit type 
*A nuniber denotes 
CFOA Type having both reverse and forward bootstrapping 
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Summary 
A number of new CFOAs with performances much better than that of the 
conventional CFOA have been introduced in this chapter. A comparison of 
performance parameters is summarised in Table 6.14, on the previous page. 
The circuits of Fig. 3.1, and Fig. 6.1, were subjected to SPICE simulation tests using 
BJT device models characteristic of an extra fast (fT -4 GHz) complementary bipolar 
_N]FCB process of 
Analog Devices, Santa Clara, California. Comparative performance 
characteristics for the two types of CFOA are listed in Table 6.1, for Vcc = ±5V, 
I. Q ~- 0.2mA - in both cases, the 
improvements in CMIRR was apparent. 
In this chapter, three new architectures of CFOAs are presented in Fig. 6.22, Fig. 
6.29, and Fig. 6.36 in comparison to the conventional CFOA as shown in Fig. 3.1. 
These amplifiers are being developed with the properties of having a high CNffu; ý 
low DC offset voltage, improved gain accuracy, and high slew-rate which can be used 
as a direct replacement part in all conventional CFOA application topologies. The 
slew rate performance of the CFOAs in Fig. 6.36 can be further improved by using 
the emitter-followers to drive Q25, and Q26 as well as Q3., Q4. 
This chapter presents the designs of two new CFOAs in Fig. 6.8 and Fig. 6.15 
employing a reverse bootstrapping technique, that provide both high CMERR and slew- 
rate. Moreover, the new CFOA designs exhibit a low DC offset voltage, high 
bandwidth, and improved gain accuracy compared with the conventional CFOA as 
shown in Fig. 3.1, enabling them to be used in applications requiring variable closed- 
loop gains with constant bandwidth, such as in automatic-gain-control, video, 
graphics and multimedia applications. 
A new CFOA, based on the design and use in a repeated pattern of current transfer 
cell, has been presented and shown in Fig. 6.43. Compared with an existing 
configuration in Fig. 3.1, 
input referred offset voltage has been reduced significantly 
and the CMERR increased 
by approximately 41.4 dB. The figures for offset voltage are 
based on the assumption that the pairs Q1, Q3 and Q2, Q4 are perfectly matched. A 
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practical mismatched AAE in nominal emitter area, AE, produces an additional offset 
voltage equal to VT. lo&[I+(AAE/ AE)], VT being the 'thermal' voltage (; z- 25.8 mV, at 
room temperature): for a 2% mismatch this amounts to some 500 gV. Also, the A. C. 
gain accuracy has been improved, as have bandwidth and input resistances. 
Also this chapter has considered the trade-offs involved in the design of six new 
CFOAs (type 1, type2, type 3, type 4, type 5, and type 6) to improve the performance 
of the CFOA, over that possible using the well-established CFOA configuration as 
shown Fig. 3.1, with respect to three major characteristics, viz., CMRR, offset voltage 
and slew-rate. For the maximum output voltage swing, the well-established CFOA is 
the best option. For comparable slew-rate, but improved CA1RR and reduced offset 
voltage, other choices are possible. The relative merits of these have been displayed in 
a comparison (Table 9, Table 10, Table 11, Table 12, and Table 13). 
A new CFOA has been described, comparative performance figures for the two 
CFOAs, i. e. the conventional type as shown in Fig. 3.1 and the new type of Fig. 6.91, 
are shown in Table 6.14 of particular note are the increased bandwidth, and reduced 
gain error and the offset voltage. This 
design includes employing the optimum choice 
of operating current IQ, and IQ2 to decrease the impedances biasing value at the 
collector Of Q17, Q18- 
The benefits of greater accuracy, reduced DC offset voltage, together with an 
architecture that provides a 
high CMRR and, in one case, an outstanding bandwidth 
(approximately 160 MU) make the CFOAs a welcome and useful addition to the 
analogue designer's tool 
kit. However, the price paid for these improvements is a 
reduced output voltage swing, 
because of vertical transistor stacking, for given rail 
supply voltages. 
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CHAPTER 7 
Current feedback operation amplifier 
designs using overall bootstrapping 
(7.1) Introduction 
(7.2) The Floating technique 
(7.3) A better CFOA 
(7.4) The Folded Cascode CFOA 




In this chapter new CFOA architectures are introduced based on a combination of 
techniques. One of these technique is global bootstrapping (the floating technique) 
design previously reported [7-11. 
in Section 7.3 the two designs described in [7-11, and [7-21 are combined to produce 
another new CFOA design which yields significant enhancement of both CMIRR and 
input-referred offset. In Section 7.4 a new design is presented, modifying the CFOA 
input stage circuit by introducing a combination of a bootstrapping technique [7-11 
and folded-cascode transistors [7-31. Finally, in Section 7.5 a bootstrapping 
technique [7-11 is employed with Quasi-Darlingtons in the input stage. Simulation 
results show significant improvements in CMRR, PSRR, bandwidth and input- 
referred offset voltage, as well as a desirable reduction in inverting-input impedance. 
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(7.2) The Floating technique 
The CMERR limitations of the conventional CFOA can be overcome by floating the 
entire input stage, as shown in Fig. 7.1 [7-41. The conventional CFOA can be 
described as a core current-conveyor, type CCH+, with the Z-node connected to an 
output voltage buffer [7-5]. The core CCH+ in this new design has a very simple 
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The transistor pairs QI/Q3 and Q2/Q4 are both NPN and PNP, respectively, and so 
the natching between QI/Q3 
(and between Q2/Q4) is better than that of the 
conventional CFOA. 
Normally node-V and node-W would be connected to +Vcc and 
-, VCC respectively. 
The composite voltage-followers Q'I/Q4 and QI 2/Q'3 apply the 
-vcc 
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non-inverting input signal voltage to the emitters Of Q5 and Q6, effectively floating 
the input stage. Diode-connected transistors Q'5 to Q'12 provide appropriate DC 
biasing. With this arrangement, the signal voltage difference between the collector 
and base of both Q3 and Q4 is almost zero, so the influence of the Early-effect ftom 
Q3 and Q4 is greatly reduced, yielding a significant improvement in both CMRR and 
pSRR performance. 
Another way of looking at the effect of floating the core amplifier is that the signal 
voltages appearing across the rc,, of the core amplifier are substantially reduced. Thus, 
the common-mode current flowing through the rc,: of the primary input transistors in 
the input stage is almost eliminated resulting in a high CMRR [7-51, 
Figure 7.2 CMRR-Frequency 
7-4 
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Figure 7.4 Frequency responses for unity closed-loop gain 
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Figure 7.5 Transient response 
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Figure 7.7 Input Resistances (inverting)-Frequency comparisons 
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CONVENTIONAL CFOA. (5.1)- Floating CFOA. 
(Fig 7.1) 
CMRR 51.4dB 87dB 
Bandwidth 55.7Nfflz 63MHz 
Inverting input resistance 
(at OV d. c. input) 
68.792 63.192 
Non-inverting buffer input resistance 
(at OV d. c. input) 
2.3NM 1.76M92 
AC gain error 
(U! ýý gain, Vin = IV pp) 
3.7mV 0.5mV 
Input offset voltage (at OV d. c. input) 
ý 
±20.6mV ±3.3mV 
rates Slew SR+ =569.6V/gs 
SR- =454.2V/gs 
SR+ =244.1 V/jis 
SR- =213.6V/gs 
Input dynamic range -3V, +3V -2V, +2V 
Table 7.1 Charactenstics ot tne L; onventionai anci thefloating CFOA for Vcc---+5V, 
IQ1=0.2mA, and IQ2ý0.2niA 
Discussion: 
Frorn the above reading, it can be seen that the CMRR has increased by at least 36dB. 
Also the bandwidth has increased by 7MIU in the floating CFOA. The AC gain-error 
is reduced in the floating CFOA, as shown in Fig. 7.3. The simulated input-referred 
offset voltage of the floating CFOA (Table 7.1) is 3.3mV while in the conventional 
CFOA is 20.6mV. Most of the characteristics have been improved, but there are some 
degraded parameters such as slew rate, non-inverting input resistance and the dynamic 
range. 
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(7.3) A better CFOA 
An alternative circuit-design approach which also yields improved CMRR was 
reported in 17-21 and is shown schematically in Fig. 7.8. The input stage is shown in 
its simplest form with a conventional input complementary pair input buffer 
comprising D, / D2 and Q, / Q2. The addition Of Q3 and Q4 cascode Q, and Q2 
respectively and any common-mode input voltage is thereby fed via the bias chain 
comprising D5 to Djo together with the associated DC current source/sink supplies of 
IBIAS to the bases of Q, and Q2. The net result of the addition of the cascode 
transistors Q3, Q4 are similar to that for the floating core CFOA shown in Fig. 7.1, that 
the primary two input transistors, (Qj and Q2 in the case of the CFOA Fig. 7.8) have 
their collectors bootstrapped to the common-mode input voltage and hence the 
common-mode signal voltage appearing across the r,,, of these two devices approaches 
zero, again producing a significant improvement in CMRR. It should be noted that the 
output stage shown in Fig. 7.8 uses a schematic macro-model representation of the 
current-mirror source and sink pair for simplicity and convenience. In practice these 
two current-mirrors are realised using the Wilson current-mirror design 17-61 shown 
in Fig. 7.9. 
Figure 7.8 A Bootstrapped Single-Stage CFOA 17-21 
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Figure 7.9 A better CFOA architecture 
Although the two techniques described in Sections 7.2 and 7.3, above, yield 
improvements in CMRR they do so in slightly different ways. In the first method the 
core amplifier is floated with a copy of the non-inverting 
input signal, which results in 
effectively increasing the output resistance of the primary 
input transistor pair. In the 
second design, the primary 
input pair are cascoded and the inverting input stage is 
bootstrapped to the bases of the output pairs of these cascoded transistors. Again the 
restIlt is an improvement 
in CMERR due to an effective increase in output resistance of 
the cascode transistors. A hybrid CFOA design is shown in Fig. 7.9. Comparing this 
design with the two shown in Fig. 7.1 and Fig. 7.8 it can be seen that the new 
architecture uses essentially 
both enhancement techniques in a single CFOA. 
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Figure 7.14 Input impedance-frequency for the CFOAs, each configured as a 






The Conventional CI 'OA (I OKI Iz, 68.727Q) 
(I OKH2 , 63.106U) The Floating CFOA 
(I OKI Iz, 5 1.951 Q) A better CI-, '0A 
CHz IOKIlz I Mliz I OOM1Hz IOGH; 
Frequency 
Figure 7.15 Input Resistances (inverting)-Frequency comparisons 
7-11 






CFOA (Fig 7.9) 
CN4RR 51.4dB 87dB 102.4dB 
Bandwidth 55.7NlHz 63N4Hz 64.5NIHz 
Inverting input resistance 
(at OV d. c. input) 
68.792 63.192 61.992 
No inverting buffer input resistance 2.3M92 1.76NM 1.73NM 
- AC gain error 
j! it gain, Vin=lVpp) (Upity 
3.7mV 0.5mv 0.5mV 
Input offset voltage 
(at OV d. c. input) 
±20.6mV +3.3mV ±3.4mV 




SR+ = 195.68V/ps 
SR- =177.9 V/gs 
--Flip-ut dynamic range -3V, +3V 
- - - - - - 
-2V, +2V -2V, +2V- 
r. i, i,. 7 r. harartedistics, elf the an d C; n nvWt i ona1 
CFOA for Vcc=±5V, IQI=0.2mA, and IQ2=0.2niA 
Discussion: 
For comparative assessment, three CFOAs were simulated, namely (i) the 
conventional CFOA (5.1), (ii) the floating CFOA Fig. 7.1, and OR) an improved 
CFOA, shown in Fig. 7.9. The three CFOAs were simulated with the same technology 
parameters and a bias current of 0.2mA, Vcc=±5V. Key performance data for the 
three CFOAs are shown in Table. 7.2. 
The input-referred offset-voltage at unity closed-loop gain in the new CFOA is 
±3.4mV which is almost the same as the floating CFOA- In the conventional CFOA, 
the simulated input-offset voltage is higher, at ±20.6mV, and increases linearly with 
increasing closed-loop gain. 
The simulated CN4RR of the new CFOAs increase, drarnatically, to 102dB, while in 
the floating CFOA, and the conventional CFOA it is 87dB, and 50dB, respectively, as 
shown in Fig. 7.10. The 
frequency responses of all CFOAs, each configured for unity 
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closed-loop gain amplifier, the bandwidth of the new CFOA, and the floating CFOA 
are relatively close: however, they show an improvement over the conventional 
CFOA counterpart as shown in Fig. 7.12. A consequence of improving the CM[RR 
and the input-referred offset voltage is that the AC gain-error, and the inverting input 
impedance are also improved as shown in Fig. 7.1 1, and Fig. 7.15. The majority of the 
characteristics of the better CFOA are significantly better than the floating, and the 
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Figure 7.17 The Folded-Cascode CFOA architecture 
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Figure 7.23 Input Resistances (inverting)-Frequency comparisons 
A summary of the key performance parameters of all three 
CFOA designs is shown in 
Table7.3. The input-referred offset voltage in the folded Cascode CFOA is ±38.7mV 
at unity closed-loop gain, which is 
high due to the mismatch between (Q3,3, and Q3A, 
and Q413, and 
Q4J In the conventional CFOA, the simulated input offset voltage is 
±20.6mV, at unity closed-loop gain, and increases 
linearly with increasing closed- 
loop gain. A consequence of improving the CMRR is that the gain error has been 
7-17 
reduced at unity closed-loop gain, compared with the conventional CFOA counterpart 
AC gain accuracy. 
The simulation results for CMRR of all three CFOAs is shown in Fig. 7.18. The 
conventional CFOA has the poorest low-frequency CMRR, at 5ldB; the next best is 
the floating CFOA with a CMIRR of 87dB, which is some 18.5dB below the CN4RR 
of the folded Cascode CFOA, (104.6dB). However, above IOMRz the conventional 
CFOA offers the best CNIRR performance. The inverting input impedance is lower 
for the folded Cascode CFOA amplifier than for the conventional CFOA. This is 
indicated in Fig. 7.23, which shows the relative inverting terminal input impedances 
for all three CFOAs- 
The frequency responses of all three CFOAs, each configured as a unity closed-loop 
gain amplifier, are shown in Fig. 7.20. The Folded-Cascode amplifier bandwidth is 
almost the same as that of the bootstrapped CFOA, with the conventional being lower. 
The slew-rate (Fig. 7.21) in the Folded-Cascode and the floating CFOA is notably 
lower. 
However, this is not unexpected because generally a trade-off exists between slew- 
rate and CNJRR in most CFOA designs, which can be seen in the published 
, Characteristics of commercially available 
devices [7-7). 
The non-inverting input stage of the conventional CFOA, and the bootstrapped 
CFOA designs is found to have a significantly better performance than the new 







CFOA (Fig 7.17) 
CMIRR 51.4dB 87dB 104.6dB 
Bandwidth 55.7Nfl-lz 63N4Hz 62.7MHz 
-Yjv-errtingr inpnut resistance 
(at OV d. c. input) 
- - 
68.792 63.192 63.992 
esistýan ce Non-jjýv-Te-iiýig-z -buffer inputFr 
(at OV d. c. input) 
2.3NM 1.76MK2 Limfl 
AC gain error 
(upity sain, Vin = IV pp) 
3.7mV 0.5mV 0.5mV 
Input offset voltage 
(at OV d. c. input) 
±20.6mV +3.3mV ±38.7mV 
Slew rates SR+ =569.6V/ps 
SR- =454.2V/gs 
7 
S R+ =2 4 4. TV/ -ps 
SR- =213.6V/gs 
SR+ = 23-2.9V/ps 
SR- = 223.2V/ýts 
input dynýaýc range -3VV, +3V -2V, +2V -2V, +2V 
7 -3 Characteristics of the Conventional and the Fl oatiniz CFOA nnd thi-. T7n1r1, -,  
Cascode CFOA for Vcc---±5V, IQI=0.2mA, and IQ2=0.2niA 
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Figure 7.24 Floating Quasi-Darlington CFOA input stage CFOA 
The CFOA is in reality a hybrid amplifier based on a combination of a voltage- 
follower and current-follower. In the CFOA design above (Fig. 7.24), the conventional 
CFOA voltage-follower has been replaced by a floating buffer design together With a 
so-called Quasi-Darlington' stage to reduce the 
inverting input resistance, Rin(-), an 
analysis of which 
is presented in Appendix 7.1. 
The core CCII+ in this new design has a simple topology, shown within the broken- 
line box. 'Quasi-Darlingtons' Q3A/3B and Q4A/4B are employed, instead of single 
transistors, to provide higher current gain and reduced inverting-input terniinal 
impedance. The two resistors RT and RB bleed additional collector bias current from 
CC 
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the collector Circuits Of Q5, Q6 respectively, to optimize the high frequency 
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For comparative assessment three CFOAs were simulated, namely (i) a Conventional 
CFoA. (ii) a Floating Buffer CFOA design, and (iii) the Floating 'Quasi-Darlington' 
CFOA design, shown in Fig. 7.25. The key parameters for the three CFOAs are shown 
in Table. 7.4. 
The input referred offset voltage in the Quasi Darlington CFOA is ±3.85mV, at unity 
closed-loop gain. In the conventional 
CFOA, the simulated input referred offset 
, Voltage is as high as ±20.6mV, at unity closed-loop gain, and 
increased linearly with 
increasing closed-loop gain. Also, the gain-error at unity closed-loop gain is reduced. 
The simulated CMRR of all three CFOAs is shown in Fig. 7.25. 
The conventional CFOA has the poorest CMRF, at 51.4dB; the next best is the 
Floating Buffer CFOA with a CMRR of 87dB, which is some 13.4dB below the 
CN4RR (100.4dB) of the new CFOA. The frequency responses at unity closed-loop 
gains of all three 
CFOAs shown in Fig. 7.27. The 'Quasi Darlington' CFOA has the 
widest bandwidth 
because the input impedance at the inverting terminal is lowest for 
this amplifier, compared with the other two. 
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This is confirmed by Fig. 7.27, which shows the relative inverting terTninal input 
impedances for the three CFOAs. The majority of the characteristics of the Quasi- 
Darlington CFOA are significantly better than the conventional CFOA, with the 
notable exception of slcw-rate, which is lower. 
CONVENTIONAL Floating CFOA Quasi-Darlingtons 
CFOA (5.1) (Fig 7.1) CFOA (Fig 7.24) 
CMRR 51.4dB 87dB, WOMB 
II Bandwidth 55.7MHz 63MHz 84.7NIHz 
inverting input resistance 68.792 63.192 5.692 
(at OV d. c. input) 
Non- hverting buffer input resistance 2.3ME1 1.76MK2 1.77MD 
it) 
AG gain error 3.7mV 0.5mv 0.5mV 
Lnjty, ýain, Vin = IV pp) rl 
Input offset voltage ±20.6mV ±3.3mV +3.85mV 
(at OV d. c. input) 
Slew rates SR+ =569.6V/ps SR+=244.1V/gs SR+ = 215.6V/ps 
SR- =454.2V/ps SR- =213.6V/9s SR- = 200.6V/p 
-3 V, +3 V Input dynanfic range -2V, +2V -2V, +2V 
he Fl oatine CFOA and thn 0, mcL 
Darlington CFOA for Vcc=±5V, IQI=0.2mA, and IQ2=0.2mA 
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Summary 
Since the CFOA has one single gain stage compared with the VOA, therefore it 
exhibits a much lower equivalent open-loop gain. In order to have a closed4oop gain 
accuracy, a high open-loop gain or transimpedance is a must. In this chapter three new 
CFOAs, with improved CN4RR performances have been presented. The first design is 
based on two previously reported CFOA designs [7-1], [7-21. In comparison with the 
conventional CFOA, the input referred offset voltage has been reduced by about 85%, 
the CN4RR has been increased significantly by some 51dB. Also, the majority of the 
other characteristics have been improved, with the notable exception of the slew-rate, 
which has been reduced to about 60% of the conventional CFOA design. 
The second design is based on floating input stage and uses a Folded Cascode 
architecture. The folded cascode was used rather than a simple cascode to ensure that 
headroom is not lost. In comparison with the conventional CFOA, the CNERR 
increased significantly by some 53dB. Also, A. C. gain error has been improved at a 
unity gain, as has the input dynamic range. However, these improvements have been 
at the expense of a reduction 
in some parameters, most notably the slew-rate 
performance. 
Finally, a third design based on Floating input stage architecture with 'Quasi- 
DarlingtOn' transistors with good D. C. and CMIRR performance is presented. Early- 
effects in the input stage of the conventional CFOA limit CNHK PSRR and D. C. 
performance, in the input stage to reduce the 
influence of the Early-effect resulting in 
iniproved performance. 
Another advantage of this design is that the inverting input impedance is reduced 
significantly which results 
in further improvements in the CMRR, the bandwidth and 
the input referred offiet. In comparison with the conventional CFOA, the input 
bandwidth has been increased to about 35%, the CMRR increased significantly by 
Some 50dB. 
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Also, the closed-loop unity gain accuracy has been improved, and most of the other 
characteristics such as input offset voltage and inverting input terminal input 
impedance has been reduced to 5.692. However, these improvements have again been 
at the expense of a reduction in slew-rate performance though the slew-rate in the new 
CFOA is still more than adequate for many CFOA application requirements. 
However, the trade-off between the slew-rate and the CXM has been overcome in 
the designs presented in Chapters Five, and Six. 
The primary disadvantage of the new CFOA designs is that moderately high power- 
supply voltages are required, because of vertical transistor-stacldng. We cannot 
achieve a high voltage gain in the floating circuit since, all nodes have the same 
voltage, but we can obtain a current gain from the floating circuit. 
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APPENDIX 7 
APP 7.1 Calculation the output impedance of the Quasi-Darlington 
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A-PP 7.1 Calculation the output impedance for the Quasi-Darlington 
Fig A 7.1 shows the equivalent circuit for calculation of the output resistance of the 
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where, 
I L. G I =Magnitude of loop gain -a, 
O, RT 
(RT + ric) 
Substituting VT-: --25.8mV, IcQmý=O-ImA, op=53.52, Rjý-3.9KO, assurning OC, 1-0.9816, 




For many years the VFOA featured prominently in the design of analogue signal 
processing systems but, 
in the 1980s, the requirements of certain sections of the 
telecommunications industry saw the emergence of the CFOA having a high slew-rate 
and a wide bandwidth that was almost 
independent of closed-loop voltage gain. 
Mowever, currently established CFOA designs exhibit a CMRR that are only modest 
compared with that possible with 
VFOAs. That shortcoming is overcome in several 
neW and novel CFOA 
designs presented in this thesis. 
Ajtjjough all of the CFOA parameters the design electronic engineer may wish to 
rneasure can be quantified 
by direct measurement, this is not always convenient, and 
straightforward. 
Chapter Two illustrates a simple computer simulation 
test/ineasurement that can be used as an approximation to, or indirect measure of, the 
desired parameter of CFOA. In all of the following tests, and testing in general, the 
, st conditions 
were specified, and defined so that repeatable results could be obtained te. 
in later Chapters (Six and Seven), and meaningful comparisons made. This includes 
factors such as resistive and capacitive loading. 
In Chapter Three the author follows an investigation and evaluation of the 
conventional 
CFOA archccitccturc and identifies the main reasons for the internal 
lilnitation of several parameters that includes the following study: of the D. C. input 
C- 
input offict-voltage, quiescent power dissipation; the 
, urrent and 
linear voltage range, 
input and output small-signal impedances; analysis of differential-mode operation, 
and finally the analysis of common-mode operation. 
These results were used to 
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inforrn the development of several new architecture CFOA designs which addresses 
the short-comings speciffically in terms of the CMERR. The new CFOA provide 
significant improvements to this paramter. 
Chapter Four presents further reviews, and studies on the basic theory of the 
conventional CFOA in terms of the closed-loop output- 
impedance, the closed-loop 
low-frequency and DC behaviour, the closed-loop frequency response and the slew- 
rate. This data is used 
later in the thesis as a bench-mark for performance 
cornparisons. 
Chapter Five considers the trade-offs involved in the design of the new input stages 
intended to improve the performance of a CFOA, over that possible using an 
established input circuit configuration, with respect to three major characteristics, viz., 
CNfluý_, offset-voltage and slew-rate. Also. included in this Chapter is a detailed 
review of several current-sources/mirrors, 
because of their importance as building- 
blocks within the field of CFOA design. 
Chapter 6 presents several new designs and performances of the new CFOAs, which 
are based on employing the 
'reverse' bootstrapping technique, 'forward' 
bootstraPPing technique, and a combination of the both previous techniques using 
bipolar junction transistors, for use in applications such as video line driving. In 
comparison with the conventional 
CFOA, the CMRR increased significantly, by 
almost +47dB 
in some designs. The frequency response of the new CFOA circuits 
demonstrates that for a unity closed-loop gain the available bandwidth is at least 
108N4Hz greater than that of the conventional CFOA constructed with the same 
semiconductor technology. 
Moreover compared with the established CFOA, the input 
referred offset voltage 
has been reduced by ±19.85mV, and the slew-rate increased by 
approximately 
(SR = +381V/ps and -116.2V/gs). Also, AC gain-error. has been 
improved at a unity gain, by 2.7mV. 
Flowever, these improvements have been at the expense of a moderately higher power 
supply voltage requirement, although 
the input dynamic range is still more than 
adequate for typical 
CFOA application requirements. 
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Finally, Chapter 7 presents a family of designs all of which use an overall 
bootstrapping technique with folded cascode, and quasi-Darlingtons in the input stage 
to reduce the influence of the Early-effect. This resulted in an improved performance, 
in particular CN4RR which increased significantly by almost +54dB in the case of 
bootstrapping technique with folded cascode. Another advantage of using the overall 
bootstrapping technique with quasi-Darlingtons is that the inverting input impedance 
is reduced significantly which results in further improvements in the CA4RR, the 
closed-loop bandwidth and the input-referred offset. 
Future work 
Slew-rate limiting is a major cause of distortion in high-frequency amplifiers that are 
handling large amplitude output signal levels, such as in video signal processing 
applications. But, comparing the 
CFOA to the VOA, which inevitably uses higher 
cc, llcctor-current bias values with emitter 
degeneration there is less the relative input- 
referred noise [8-11. 
The author did not tackle the input-referred noise performance of the CFOAs for two 
reasons. Firstly, the conventional 
CFOA has a lower figure of input-referred noise due 
it is topology, as direct result of the use of current as the feedback error signal. 
Secondly, the author uses a very small biasing current throughout the analysis and the 
designs in this thesis, which is in the range IQ = O. ImA to 0.7mA_ Thus the input- 
referred noise will typically 
be in the region of (2. to 3 W/VjE) [8-21, and is 
therefore not likely to be significant in most CFOA applications. Nevertheless, a 
detailed study of noise performance was beyond the scope of this research project 
although it would 
be of interest to explore the relative noise performance of the new 
designs presented. 
Finally, several of the new designs presented in this thesis have been fully verified by 
analysis and simulation, and 
in most aspects the performances are significantly better 
than the conventional CFOA- The 
designs techniques are fully articulated and the 
next step for 
future work is to realise these designs in silicon. 
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